





SN75ALS181

SLLS152E - DECEMBER 1992 - REVISED OCTOBER 2022

SN75ALS181 Differential Driver and Receiver Pair

1 Features

- Meets TIA/EIA-422-B, TIA/EIA-485-A, and CCITT recommendations V.11 and X.27
- Low supply-current requirements... 30 mA max
- Driver output capacity...±60 mA
- Thermal shutdown protection
- Driver common-mode output voltage range of -7 V to 12 V
- Receiver input impedance: $12 \text{ k}\Omega$ min
- Receiver input sensitivity: ±200 mV
- Receiver input hysteresis: 60 mV typ
- Receiver common-mode input voltage range of ±12 V
- Operates from single 5-V supply
- Glitch-free power-up and power-down protection

2 Description


The SN75ALS181 is a differential driver and receiver pair designed for bidirectional data communication on multipoint bus transmission lines. The design provides for balanced transmission lines and meets TIA/EIA-422-B and TIA/EIA-485-A, and CCITT recommendations V.10, V.11, X.26, and X.27.

The SN75ALS181 combines a 3-state differential line driver and a differential-input line receiver that operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected to separate pins for greater flexibility and are designed to offer minimum loading to the bus when the driver is disabled or V_{CC} = 0. These ports feature wide positive and negative common-mode voltage changes, making the device suitable for partyline applications.

Device Information

PART NUMB	ER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)		
SN75ALS18		N (PDIP) 14-pins	19.3 mm x 6.35 mm		
SINTUALS TO		NS (SO) 14-pins	10.3 mm x 5.3 mm		

For all available packages, see the orderable addendum at the end of the data sheet.



Logic Diagram (Positive Logic)



Table of Contents

1 Features	1	5.7 Switching Characteristics: Receiver	6
2 Description		Parameter Measurement Information	
3 Revision History	2	6 Detailed Description	10
4 Pin Configuration and Functions	3	6.1 Device Functional Modes	10
5 Specifications	4	7 Device and Documentation Support	12
5.1 Absolute Maximum Ratings	4	7.1 Receiving Notification of Documentation Updates	12
5.2 Thermal Information	4	7.2 Support Resources	12
5.3 Recommended Operating Conditions	4	7.3 Trademarks	12
5.4 Electrical Characteristics: Driver	5	7.4 Electrostatic Discharge Caution	12
5.5 Switching Characteristics: Driver	5	7.5 Glossary	12
5.6 Electrical Characteristics: Receiver	6	·	


3 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (August 2013) to Revision E (October 2022)	Page
Added the Pin Configuration and Functions	3
• Deleted the Package thermal impedance from the Absolute Maximum Ratings	
Added the Thermal Information table	
Added the Detailed Description section	10
Changes from Revision C (May 2010) to Revision D (August 2013)	Page
 Fixed typographical error in MAX value for Δ V_{OD} . 	5
r into a typographical error in this by value for Δr r r r r r r r r r	
• Fixed typographical error in UNITS for $\Delta V_{OC} $	
	5



4 Pin Configuration and Functions



N.C. - No internal connection

Figure 4-1. N OR NS Package (Top View)

Table 4-1. Pin Functions

Table 4 1.1 III allocations					
PIN		TYPE	DESCRIPTION		
NAME	NO.	ITPE	DESCRIPTION		
NC	1, 8	No Connect	Not electrically connected		
R	2	Digital Output	Logic output RS485 data		
RE	3	Digital Input	Receiver enable, active low		
DE	4	Digital Input	Driver enable, active high		
D	5	Digital Input	Driver data input		
GND	6, 7	Ground	Device ground		
Υ	9	Bus Output	Bus Output Y (Complementary to Z)		
Z	10	Bus Output	Bus Output Z (Complementary to Y)		
В	11	Bus Input	Bus Input B (Complementary to A)		
A	12	Bus Input	Bus Input A (Complementary to B)		
V _{CC}	13, 14	Power	5 V Supply		



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) see (1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range ⁽²⁾			7	V
	Input voltage range	D, DE, and RE inputs		7	V
	Output voltage range	Driver	-9	14	V
	Input voltage range	Receiver	-14	14	V
	Receiver differential input voltage range ⁽³⁾	·	-14	14	V
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds			260	°C
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Thermal Information

	THERMAL METRIC(1)	N (PDIP)	NS (SO)	LIMIT
	THERMAL METRIC	14-Pins	14-Pins	UNIT
R _{θJA}	Junction-to-ambient thermal resistance	54.2	88.6	°C/W
R _{θJB}	Junction-to-board thermal resistance	41.6	49.12	°C/W
Ψ ЈТ	Junction-to-top characterization parameter	34.0	14.17	°C/W
Ψ ЈВ	Junction-to-board characterization parameter	21.1	48.6	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

5.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		4.75	5	5.25	V
V _{OC}	Common-mode output voltage(1)	Driver	-7		12	V
V _{IC}	Common-mode input voltage ⁽¹⁾	Receiver	-12		12	٧
V _{IH}	High-level input voltage	D, DE, and RE	2			V
V _{IL}	Low-level input voltage	D, DE, and RE			0.8	V
V_{ID}	Differential input voltage	·			±12	V
	Link lavel autout aumant	Driver			-60	mA
I _{OH}	High-level output current	Receiver			-400	μA
	Level and autorit animont	Driver			60	mA
I _{OL}	Low-level output current	Receiver			8	IIIA
T _A	Operating free-air temperature	·	0		70	°C

⁽¹⁾ The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this table for common-mode output voltage level only.

Product Folder Links: SN75ALS181

⁽²⁾ All voltage values, except differential input voltage, are with respect to network ground terminal.

⁽³⁾ Differential input voltage is measured at the non-inverting terminal with respect to the inverting terminal.

5.4 Electrical Characteristics: Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}	Input clamp voltage	I _I = -18 mA				-1.5	V
Vo	Output voltage	I _O = 0		0		6	V
V _{OD1}	Differential output voltage	I _O = 0		1.5		6	V
		V _{CC} = 5 V ,		1/2 V _{OD1}			
V _{OD2}	Differential output voltage	R _L = 100 Ω	See Figure 6-1	2			V
		R _L = 54 Ω		1.5	2.3	5	
V _{OD3}	Differential output voltage	$V_{\text{test}} = -7 \text{ V to } 12 \text{ V},$	See Figure 6-2	1.5		5	V
$\Delta V_{OD} $	Change in magnitude of differential output voltage	R_L = 54 Ω or 100 Ω,	See Figure 6-1			±0.2	V
V _{oc}	Common mode output voltage	$R_L = 54 \Omega \text{ or } 100 \Omega,$	See Figure 6-1			3 –1	V
Δ V _{OC}	Change in magnitude of common-mode output voltage ⁽²⁾	R_L = 54 Ω or 100 Ω,	See Figure 6-1			±0.2	V
I _{OZ}	High-impedance-state output current	$V_O = -7 \text{ V to } 12 \text{ V}^{(3)}$				±100	μA
I _{IH}	High-level input current	V _{IH} = 2.4 V				20	μA
I _{IL}	Low-level input current	V _{IL} = 0.4 V				-100	μA
		V _O = -7 V				-250	
	Chart singuit autout aurout	V _O = V _{CC}				250	Л
los	Short circuit output current	V _O = 12 V				250	mA
		V _O = 0 V				-150	
	Cumply surrent (total masks as)	No load	Outputs enabled		21	30	m 1
I _{CC}	Supply current (total package)	เพอ เอลน	Outputs disabled		14	21	mA

⁽¹⁾

5.5 Switching Characteristics: Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS			TYP ⁽¹⁾	MAX	UNIT
Differential output delay time, tdDH or tdDL	$R_L = 54 \Omega$,	C _L = 50 pF,	See Figure 6-3	9	13	20	ns
Pulse skew (tdDH – tdDL)	$R_L = 54 \Omega$,	C _L = 50 pF,	See Figure 6-3		1	8	ns
Differential output transition time	$R_L = 54 \Omega$,	C _L = 50 pF,	See Figure 6-3	3	10	16	ns
Output enable time to high level	$R_L = 110 \Omega$,	See Figure 6-4	4		36	53	ns
Output enable time to low level	$R_L = 110 \Omega$,	See Figure 6-5	5		39	56	ns
Output disable time from high level	$R_L = 110 \Omega$,	See Figure 6-4	4		20	31	ns
Output disable time from low level	$R_L = 110 \Omega$,	See Figure 6-	5		9	20	ns
	Differential output delay time, tdDH or tdDL Pulse skew (tdDH – tdDL) Differential output transition time Output enable time to high level Output enable time to low level Output disable time from high level	$\begin{array}{ll} \mbox{Differential output delay time, tdDH} \\ \mbox{or tdDL} \\ \mbox{Pulse skew (tdDH - tdDL)} \\ \mbox{Differential output transition time} \\ \mbox{Output enable time to high level} \\ \mbox{Output enable time to low level} \\ \mbox{Output disable time from high level} \\ \mbox{R}_L = 110 \ \Omega \ , \\ \mbox{Output disable time from high level} \\ \mbox{R}_L = 110 \ \Omega \ , \\ \mbox{Output disable time from high level} \\ \mbox{R}_L = 110 \ \Omega \ , \\ \mbox{Output disable time from high level} \\ \mbox{R}_L = 110 \ \Omega \ , \\ \mbox{Output disable time from high level} \\ \mbox{R}_L = 110 \ \Omega \ , \\ \mbox{Output disable time from high level} \\ \mbox{R}_L = 110 \ \Omega \ , \\ \mbox{Output disable time from high level} \\ \mbox{R}_L = 110 \ \Omega \ , \\ \mbox{R}_L = 110 \ \Omega \ , \\ \mbox{Output disable time from high level} \\ \mbox{R}_L = 110 \ \Omega \ , \\ \mbox{R}_L = 110 \ \Omega$	$\begin{array}{c} \text{Differential output delay time, tdDH} \\ \text{or tdDL} \\ \\ \text{Pulse skew (tdDH - tdDL)} \\ \\ \text{Differential output transition time} \\ \\ \text{Output enable time to high level} \\ \\ \text{Output enable time to low level} \\ \\ \text{Output disable time from high level} \\ \\ \text{R}_{L} = 54 \ \Omega \ , \\ \\ \text{R}_{L} = 54 \ \Omega \ , \\ \\ \text{C}_{L} = 50 \ \text{pF}, \\ \\ \text{C}_{L} = 110 \ \Omega \ , \\ \text{See Figure 6-4}, \\ \\ \text{C}_{L} = 110 \ \Omega \ , \\ \\ \text{C}_{L} = 110 \ \Omega \ , \\ \\ \text{See Figure 6-4}, \\ \\ \text{C}_{L} = 110 \ \Omega \ , \\ \\ \text{C}_{L} = 11$	Differential output delay time, tdDH or tdDL $R_L = 54~\Omega$, $C_L = 50~pF$, See Figure 6-3 Pulse skew ([tdDH – tdDL]) $R_L = 54~\Omega$, $C_L = 50~pF$, See Figure 6-3 Differential output transition time $R_L = 54~\Omega$, $C_L = 50~pF$, See Figure 6-3 Output enable time to high level $R_L = 110~\Omega$, See Figure 6-4 Output disable time from high level $R_L = 110~\Omega$, See Figure 6-5 Output disable time from high level $R_L = 110~\Omega$, See Figure 6-4	Differential output delay time, tdDH or tdDL $R_L = 54~\Omega$, $C_L = 50~pF$, See Figure 6-3 $P_L = 54~\Omega$, $C_L = 50~pF$, See Figure 6-3 $P_L = 54~\Omega$, $P_L = 50~pF$, See Figure 6-3 $P_L = 54~\Omega$, $P_L = 54~\Omega$, $P_L = 50~pF$, See Figure 6-3 $P_L = 110~\Omega$, See Figure 6-4 $P_L = 110~\Omega$, See Figure 6-5 $P_L = 110~\Omega$, See Figure 6-5 $P_L = 110~\Omega$, See Figure 6-4	Differential output delay time, tdDH or tdDL $R_L = 54 \Omega$, $C_L = 50 pF$, See Figure 6-3 9 13 Pulse skew ([tdDH - tdDL]) $R_L = 54 \Omega$, $C_L = 50 pF$, See Figure 6-3 1 Differential output transition time $R_L = 54 \Omega$, $C_L = 50 pF$, See Figure 6-3 3 10 Output enable time to high level $R_L = 110 \Omega$, See Figure 6-4 36 Output enable time to low level $R_L = 110 \Omega$, See Figure 6-5 39 Output disable time from high level $R_L = 110 \Omega$, See Figure 6-4 20	Differential output delay time, tdDH or tdDL $R_L = 54 \Omega$, $C_L = 50 pF$, See Figure 6-3 $9 13 20$ Pulse skew ([tdDH – tdDL]) $R_L = 54 \Omega$, $C_L = 50 pF$, See Figure 6-3 $1 8$ Differential output transition time $R_L = 54 \Omega$, $C_L = 50 pF$, See Figure 6-3 $1 10 16$ Output enable time to high level $R_L = 110 \Omega$, See Figure 6-4 $10 10 10 10$ Output enable time to low level $10 10 10 10 10$ Output disable time from high level $10 10 10 10 10$ See Figure 6-5 $10 10 10 10 10$ Output disable time from high level $10 10 10 10 10 10 10 10 $

(1) All typical values are at $V_{CC} = 5 \text{ V}$ and TA = 25°C.

All typical values are at V_{CC} = 5 V and TA = 25°C. $\Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level (2) to a low level.

⁽³⁾ This applies for both power on and power off. Refer to TIA/EIA-485-A for exact conditions



5.6 Electrical Characteristics: Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			MIN	TYP ⁽¹⁾	MAX	UNIT
V _{T+}	Positive-going threshold voltage, differential input	V _O = 2.7 V,	I _O = -0.4 mA				0.2	V
V _{T-}	Negative-going threshold voltage, differential input	V _O = 0.5 V,	I _O = 8 mA		-0.2			V
V _{hys}	Input hysteresis (V _{T+} – V _{T-})					60		mV
V _{IK}	Input clamp voltage, RE	I _I = -18 mA					-1.5	V
V _{OH}	High-level output voltage	V _{ID} = 200 mV,	$I_{OH} = -400 \mu A$,	See Figure 6-6	2.7			V
V _{OL}	Low-level output voltage	V _{ID} = 200 mV,	I _{OL} = 8 mA,	See Figure 6-6			0.45	V
I _{OZ}	High-impedance-state output current	V _O = 0.4 V to 2.4	V _O = 0.4 V to 2.4 V				±20	μΑ
	Line input current	Other input at 0	V _I = 12 V				1	mA
1	Line input current	V ⁽²⁾ ,	V _I = -7 V				-0.8	mA
I _{IH}	High-level input current, RE	V _{IH} = 2.7 V					20	μΑ
I _{IL}	Low-level input current, RE	V _{IL} = -7 V					-100	μΑ
R _I	Input resistance				12			kΩ
Ios	Short circuit output current	V _{ID} = 200 mV,	V _O = 0 V		-15		-85	mA
	Supply ourrent (total pookage)	No load	Outputs enabled			21	30	mΛ
Icc	Supply current (total package)	No load	Outputs disabled			14	21	mA

5.7 Switching Characteristics: Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PHL}	Differential output delay time, tdDH or tdDL	V _{ID} = -1.5 V to 1.5 V	10	16	25	ns
t _{PLH}	Propagation delay time, low- to high-level output	V _{ID} = -1.5 V to 1.5 V	10	16	25	ns
t _{sk(p)}	Pulse skew (tdDH – tdDL)	V _{ID} = -1.5 V to 1.5 V		1	8	ns
t _{PZH}	Output enable time to high level			7	15	ns
t _{PZL}	Output enable time to low level			9	19	ns
t _{PHZ}	Output disable time from high level			18	27	ns
t _{PLZ}	Output disable time from low level			10	15	ns

All typical values are at V_{CC} = 5 V and TA = 25°C.

All typical values are at V_{CC} = 5 V and TA = 25°C. This applies for both power on and power off. Refer to TIA/EIA-485-A for exact conditions

Parameter Measurement Information




Figure 6-1. Driver Test Circuit, V_{OD} and V_{OC}






Figure 6-2. Driver Circuit, V_{OD3}



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O =$ 50 Ω
- B. C_L includes probe and jig capacitance.

Figure 6-3. Driver Differential-Output Delay and Transition Times




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O =$ 50 Ω
- B. C_L includes probe and jig capacitance.

Figure 6-4. Driver Enable and Disable Times

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback





- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, t_r ≤ 6 ns, t_f ≤ 6 ns, Z_O = 50 Ω
- B. C_L includes probe and jig capacitance.

Figure 6-5. Driver Enable and Disable Times






Figure 6-6. Receiver, V_{OH} and V_{OL}



- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, t_r ≤ 6 ns, t_f ≤ 6 ns, Z_O = 50 Ω
- B. C_L includes probe and jig capacitance.

Figure 6-7. Receiver Propagation-Delay Times



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O =$ 50 Ω
- B. C_L includes probe and jig capacitance.

Figure 6-8. Receiver Output Enable and Disable Times



6 Detailed Description

6.1 Device Functional Modes

6.1.1 Function Tables

Each Driver

INPUTS		OUTPUTS	
D	DE	Υ	Z
Н	Н	Н	L
L	Н	L	Н
X	L	Z	Z

Each Receiver(1)

DIFFERENTIAL A-B	ENABLE RE	OUTPUT R
V _{ID} ≥ 0.2 V	L	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	L	?
V _{ID} ≤ -0.2 V	L	L
X	н	Z

(1) H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

6.1.2 Schematics




Figure 6-1. SCHEMATICS OF INPUTS




Figure 6-2. SCHEMATICS OF OUTPUTS



7 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

7.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

7.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

7.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

7.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

www.ti.com 9-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN75ALS181N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75ALS181N	Samples
SN75ALS181NSR	LIFEBUY	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS181	
SN75ALS181NSRG4	LIFEBUY	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS181	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 9-Apr-2024

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Apr-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS181NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Apr-2024




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	SN75ALS181NSR	SO	NS	14	2000	367.0	367.0	38.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Apr-2024

TUBE



*All dimensions are nominal

ı	Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
	SN75ALS181N	N	PDIP	14	25	506	13.97	11230	4.32

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated