

# Two Channel SATA 3-Gbps Redriver

#### **FEATURES**

- · Data Rates up to 3 Gbps
- SATA Gen 2.6, eSATA Compliant
- SATA Hot-Plug Capable
- Supports Common-Mode Biasing for OOB Signaling with Fast Turn-On
- Channel Selectable Pre-Emphasis
- Fixed Receiver Equalization
- Integrated Termination
- Low Power
  - <200 mW Typ</p>
  - <5 mW in Sleep Mode
  - 15% Typ Lower Power in Auto Low Power Mode

- Excellent Jitter and Loss Compensation Capability to Over 20 Inch FR4 Trace
- High Protection Against ESD Transient

HBM: 8000VCDM: 1500VMM: 200V

- 20-Pin SSOP Package
- Pin Compatible with PI2EQX3211A and PI2EQX3211B

## **APPLICATIONS**

 Notebooks, Desktops, Docking Stations, Servers, and Workstations

#### DESCRIPTION

The SN75LVCP422 is a dual channel, single lane SATA redriver and signal conditioner supporting data rates up to 3 Gbps. The device complies with SATA specification revision 2.6 and eSATA requirements.

The SN75LVCP422 operates from a single 3.3-V supply. Integrated  $100-\Omega$  line termination and self-biasing make the device suitable for AC coupling. The inputs incorporate an OOB detector, which automatically turns the differential outputs off while maintaining a stable output common-mode voltage compliant to SATA link. The device is also designed to handle SSC transmission per SATA spec.

The SN75LVCP422 handles interconnect losses at both its input and output. The built-in transmitter pre-emphasis feature is capable of applying 0 dB or 2.5 dB of relative amplification at higher frequencies to counter the expected interconnect loss. On the receive side the device applies a fixed equalization of 7 dB to boost input frequencies near 1.5 GHz. Collectively, the input equalization and output pre-emphasis features of the device work to fully restore SATA signal integrity over extended cable and backplane pathways.

The device is hot-plug capable<sup>(1)</sup> preventing device damage under device *hot*-insertion such as async signal plug/removal, unpowered plug/removal, powered plug/removal, or surprise plug/removal.

(1) Requires use of AC coupling capacitors at differential inputs and outputs.

#### ORDERING INFORMATION<sup>(1)</sup>

PART NUMBER	PART MARKING	PACKAGE
SN75LVCP422DB	LVCP422	20-Pin SSOP Tube
SN75LVCP422DBR	LVCP422	20-Pin SSOP Reel (large)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


SLLS972-MARCH 2009 www.ti.com






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **TYPICAL APPLICATION**



# In Notebook and Desktop Motherboard



SLLS972-MARCH 2009



www.ti.com




Figure 1. Data Flow Block Diagram


**Table 1. Control Logic** 

EN	D0	D1	FUNCTION			
0	Х	Х	Low power mode			
1	0	0	ormal SATA output (default state); CH 0 and CH 1 → 0 dB			
1	1	0	CH 0 $\rightarrow$ 2.5 dB pre-emphasis; CH 1 $\rightarrow$ 0 dB			
1	0	1	CH 1 $\rightarrow$ 2.5 dB pre-emphasis; CH 0 $\rightarrow$ 0 dB			
1	1	1	CH 0 and CH 1 → 2.5 dB pre-emphasis			



## PIN ASSIGNMENT

# DB PACKAGE TOP VIEW




## **TERMINAL FUNCTIONS**

PIN	NAME	DESCRIPTION	PIN	NAME	DESCRIPTION
1	D0 <sup>(1)</sup>	Pre-emphasis _0	11	NC	No connect
2	VCC	Power	12	GND	Ground
3	RX_0P	Input 0, non-inverting	13	RX_1N	Input 1, non-inverting
4	RX_0N	Input 0, inverting	14	RX_1P	Input 1, inverting
5	GND	Ground	15	VCC	Power
6	VCC	Power	16	GND	Ground
7	TX_1P	Output 1, inverting	17	TX_0N	Output 0, inverting
8	TX_1N	Output 1, non-inverting	18	TX_0P	Output 0, non-inverting
9	GND	Ground	19	VCC	Power
10	D1 <sup>(1)</sup>	Pre-emphasis_1	20	EN <sup>(2)</sup>	Enable

<sup>(1)</sup> D0 and D1 are tied to VCC via an internal PU resistor.(2) EN tied to VCC via an internal PU resistor.

#### TYPICAL DEVICE IMPLEMENTATION



#### Note:

- 1) Place supply caps close to device pin
- 2) EN can be left open or tied to supply when no external control is implemented
- 3) Output pre-emphasis (D1, D0) is shown enabled. Setting will depend on device placement relative to eSATA connector

## **DETAILED DESCRIPTION**

#### INPUT EQUALIZATION

Each differential input of the SN75LVCP422 has 7 dB of fixed equalization in its front stage. The equalization amplifies high frequency signals to correct for loss from the transmission channel. The input equalizer is designed to recover signal even when no eye is present at the receiver and affectively supports FR4 trace at the input anywhere from <4 inches to 20 inches or <10 cm to >50 cm.

#### **OUTPUT PRE-EMPHASIS**

The SN75LVCP422 provides single step pre-emphasis from 0 dB to 2.5 dB at each of its differential outputs. Pre-emphasis is controlled independently for each channel and is set by the control pins D0 and D1 as shown in Table 1. The pre-emphasis duration is 0.5 UI or 133 ps (typ) at SATA 3-Gbps speed.

#### **LOW POWER MODE**

Two low power modes are supported by the SN75LVCP422:

- Sleep Mode (triggered by EN pin, EN = 0 V)
  - Low power mode is controlled by the enable (EN) pin. In its default state this pin is internally pulled high.
     Pulling this pin low puts the device in sleep mode within 2 us (max). In this mode all active components of the device are driven to their quiescent level and differential outputs are driven to Hi-Z (open). Maximum power dissipation in this mode is 5 mW. Exiting from this mode to normal operation requires a maximum latency of 20 μs.
- Auto Low Power Mode (triggered when a given channel is in electrical idle state, EN = V<sub>CC</sub>)

SLLS972-MARCH 2009 www.ti.com

 $^-$  The device enters and exits low power mode by actively monitoring the input signal (V<sub>IDp-p</sub>) level on each of its channels independently. When the input signal on either or both channels is in the electrical idle state, i.e. V<sub>IDp-p</sub> <50 mV, and stays in this state for > 3 μs, the associated channel(s) enters the low power state. In this state, the output of the associated channel(s) is driven to V<sub>CM</sub>, and the device selectively shuts off some circuitry to lower power by up to 20% of its normal operating power. Exit time from auto low power mode is less than 50 ns.

 As an example, if under normal operating conditions the device is consuming typical power of 200 mW, when the device enters this mode, i.e. the condition for auto-low power mode is met, power consumption can drop down to 160 mW. The device enters normal operation within 50 ns of signal activity detection.

#### **OUT-OF-BAND (OOB) SUPPORT**

The squelch detector circuit within the device enables full detection of OOB signaling as specified in SATA specification 2.6. Differential signal amplitude at the receiver input of 50 mV<sub>p-p</sub> or less is not detected as an activity and hence is not passed to the output. Differential signal amplitude of 150 mV<sub>p-p</sub> or more is detected as an activity and therefore passed to the output indicating activity. Squelch circuit on/off time is 5 ns maximum. While in squelch mode outputs are held to  $V_{CM}$ .

#### **DEVICE POWER**

The SN75LVCL412 is designed to operate from a single 3.3-V supply. Always practice proper power supply sequencing procedures. Apply  $V_{CC}$  first before any input signals are applied to the device. The power down sequence is in reverse order.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		VALUE	UNIT
Supply voltage range (2)	V <sub>cc</sub>	-0.5 to 6	V
Voltage range	Differential I/O	-0.5 to 4	V
	Control I/O	-0.5 to V <sub>CC</sub> + 0.5	V
Electrostatic discharge	Human body model <sup>(3)</sup>	±8000	V
	Charged-device model <sup>(4)</sup>	±1500	V
	Machine model (5)	±200	V
Continuous power dissipation See Dissipation		See Dissipation Rating	Table

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential voltages, are with respect to network ground terminal.
- (3) Tested in accordance with JEDEC Standard 22, Test Method A114-B.
- (4) Tested in accordance with JEDEC Standard 22, Test Method C101-A.
- (5) Tested in accordance with JEDEC Standard 22, Test Method A115-A.

#### **DISSIPATION RATINGS**

PACKAGE	PCB JEDEC STANDARD	T <sub>A</sub> ≤ 25°C	DERATING FACTOR <sup>(1)</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING
20-pin SSOP (DB)	Low-K	952 mW	9.52 mW/°C	381 mW
	High-K	1149 mW	11.49 mW/°C	460 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

Submit Documentation Feedback

## THERMAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX <sup>(1)</sup>	UNIT
$R_{\theta JB}$	Junction-to-board thermal resistance			58		°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance			65		°C/W
$P_{D}$	Device power dissipation	D0, D1, EN = 3.3 V, K28.5 pattern at 3 Gbps, $V_{ID}$ = 700 mV <sub>p-p</sub> , $V_{CC}$ = 3.6 V			300	mW
P <sub>SD</sub>	Device power dissipation, under low power	EN = 0 V, K28.5 pattern at 3 Gbps, $V_{ID}$ = 700 mV <sub>p-p</sub> , $V_{CC}$ = 3.6 V			5	mW

<sup>(1)</sup> The maximum rating is simulated under 3.6-V  $V_{CC}$ .

## RECOMMENDED OPERATING CONDITIONS

with typical values measured at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C; all temperature limits are assured by design

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$V_{CC}$	Supply voltage		3	3.3	3.6	V
C <sub>COUPLING</sub>	Coupling capacitor			12		nF
T <sub>A</sub>	Operating free-air temperature		0		85	°C

# **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
DEVICE PAR	AMETERS				'	
I <sub>CC</sub>	Supply current, active mode	EN, D0, D1 in default state, K28.5 pattern at 3 Gbps, $V_{ID}$ = 700 mV <sub>p-p</sub> , $V_{CC}$ = 3.3 V		55	77	mA
I <sub>CCSDWN</sub>	Shutdown current	EN = 0 V			1	mA
I <sub>CC-LP</sub>	Supply current in auto low power mode	Low power mode activated		50		mA
	Maximum data rate				3.0	Gbps
t <sub>PDelay</sub>	Propagation delay	Measured using K28.5 pattern, See Figure 4		300	500	ps
t <sub>ENB</sub>	Device enable time	$ENB = L \to H$			20	μs
t <sub>DIS</sub>	Device disable time	$ENB = H \to L$			2	μs
AutoLP <sub>ENTRY</sub>	Auto low power entry time	Electrical idle at input, see Figure 7		6		μs
AutoLP <sub>EXIT</sub>	Auto low power exit time	After first signal activity, see Figure 7		45		ns
V <sub>OOB</sub>	Input OOB threshold	See Figure 5	50	100	150	mV <sub>p-p</sub>
t <sub>OOB1</sub>	OOB mode enter	See Figure 5			5	ns
t <sub>OOB2</sub>	OOB mode exit	See Figure 5			5	ns
CONTROL LO	OGIC					
V <sub>IH</sub>	High-level input voltage		1.4			V
V <sub>IL</sub>	Low-level input voltage				0.5	V
V <sub>INHYS</sub>	Input hysteresis			100		mV
I <sub>IH</sub>	High-level input current				10	μΑ
I <sub>IL</sub>	Low-level input current				10	μΑ
RECEIVER A	C/DC				'	
Z <sub>DiffRX</sub>	Differential input impedance		85	100	115	Ω
Z <sub>SERX</sub>	Single-ended input impedance		40			Ω
VCM <sub>RX</sub>	Common-mode voltage			1.6		V

Copyright © 2009, Texas Instruments Incorporated

SLLS972-MARCH 2009 www.ti.com

# **ELECTRICAL CHARACTERISTICS (continued)**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$RL_{DiffRX}$	Differential mode return loss	f = 150 MHz - 300 MHz	18			dB
		f = 300 MHz - 600 MHz	14			
		f = 600 MHz – 1.2 GHz	10			
		f = 1.2 GHz – 2.4 GHz	8			
		f = 2.4 GHz – 3.0 GHz	3			
RL <sub>CMRX</sub>	Common-mode return loss	f = 150 MHz - 300 MHz	5			dB
		f = 300 MHz - 600 MHz	5			
		f = 600 MHz - 1.2 GHz	2			
		f = 1.2 GHz – 2.4 GHz	1			
		f = 2.4 GHz – 3.0 GHz	1			
V <sub>DiffRX</sub>	Differential input voltage PP	f = 150 MHz - 300 MHz	200		2000	mV/ppd
IB <sub>RX</sub>	Impedance balance	f = 150 MHz - 300 MHz	30			dB
TVX	·	f = 300 MHz - 600 MHz	30			
		f = 600 MHz – 1.2 GHz	20			
		f = 1.2 GHz – 2.4 GHz	10			
		f = 2.4 GHz - 3.0 GHz	4			
T <sub>20-80RX</sub>	Rise/fall time	Rise times and fall times measured between 20% and	67		136	ps
120-80RX		80% of the signal			100	
T <sub>skewRX</sub>	Differential skew	Difference between the single-ended mid-point of the RX+ signal rising/falling edge and the single-ended mid-point of the RX– signal falling/rising edge			50	ps
TRANSMITTI	ER AC/DC					
$Z_{DiffTX}$	Pair differential Impedance		85		115	Ω
Z <sub>SETX</sub>	Single-ended input impedance		40			Ω
$RL_{DiffTX}$	Differential mode return loss	erential mode return loss f = 150 MHz - 300 MHz				dB
		f = 300 MHz - 600 MHz	8			
		f = 600 MHz – 1.2 GHz	6			
		f = 1.2 GHz – 2.4 GHz	6			
		f = 2.4 GHz – 3.0 GHz	3			
RL <sub>CMTX</sub>	Common-mode return loss	f = 150 MHz - 300 MHz	5			dB
		f = 300 MHz - 600 MHz	5			
		f = 600 MHz – 1.2 GHz	2			
		f = 1.2 GHz – 2.4 GHz	1			
		f = 2.4 GHz – 3.0 GHz	1			
IB <sub>TX</sub>	Impedance balance	f = 150 MHz - 300 MHz	30			dB
		f = 300 MHz - 600 MHz	20			
		f = 600 MHz - 1.2 GHz	10			
		f = 1.2 GHz – 2.4 GHz	10			
		f = 2.4 GHz – 3.0 GHz	4			
Diff <sub>VppTX</sub>	Differential output voltage PP	f = 1.5 GHz, D0/D1 = 0, Refer to Figure 2 for test setup	400	585	700	mVpp
Diff <sub>VppTX_PE</sub>	Differential output voltage PP	f = 1.5 GHz, D0/D1 = 1, Refer to Figure 2 for test setup	600	790	965	mVpp
	Output pre-emphasis	At 1.5 GHz (when enabled)		2.5		dB
V <sub>CMTX</sub>	Common-mode voltage			1.97		V
V <sub>CMTX_AC</sub>	AC CM voltage	Maximum amount of AC CM signal at TX		20	50	mVpp
T <sub>20-80TX</sub>	Rise/fall time	Rise times and fall times measured between 20% and 80% of the signal, D1/D0 = 0 V	67	83	136	ps



# **ELECTRICAL CHARACTERISTICS (continued)**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
T <sub>skewTX</sub>	Differential skew	Difference between the single-ended mid-point of the TX+ signal rising/falling edge and the single-ended mid-point of the TX– signal falling/rising edge		7	20	ps
JITTER (wi	th pre-emphasis disabled; meas	ured at device pin + 2" loadboard trace)				
$TJ_{TX}$	Total jitter <sup>(1)</sup>	UI = 333 ps, +K28.5 control character; D1/D0 = 0 V		30	67	ps-pp
$DJ_{TX}$	Deterministic jitter <sup>(1)</sup>	UI = 333 ps, +K28.5 control character; D1/D0 = 0 V		10	33	ps-pp
$RJ_{TX}$	Random jitter <sup>(1)</sup>	UI = 333 ps, +K28.7 control character; D1/D0 = 0 V		1.7	2.0	ps-rms
JITTER (wi	th pre-emphasis enabled; measu	red as shown in Figure 2)				
$TJ_{TX}$	Total jitter <sup>(1)</sup>	UI = 333 ps, +K28.5 control character; D1/D0 = VCC		60	100	ps-pp
$DJ_TX$	Deterministic jitter <sup>(1)</sup>	UI = 333 ps, +K28.5 control character; D1/D0 = VCC		33	67	ps-pp
$RJ_{TX}$	Random jitter <sup>(1)</sup>	UI = 333 ps, +K28.7 control character; D1/D0 = VCC		1.7	2.0	ps-rms

<sup>(1)</sup> T<sub>J</sub> = (14.1×RJ<sub>SD</sub> + DJ) where RJ<sub>SD</sub> is one standard deviation value of RJ Gaussian distribution. T<sub>J</sub> measurement is at the SATA connector and includes jitter generated at the package connection on the printed circuit board and at the board interconnect.





Figure 2. Output Jitter Measurement Test Setup




# Suggested Trace Length Using LVCP422 in PC MB and PC Dock



Suggested Trace Lengths									
PC MB TYP* (inch) MAX* (inch									
В	4 to 16	18							
С	2 to 4	6							
Α	6 to 20	24							

# Redriver on PC Motherboard



#### Note\*:

Trace lengths are suggested values based on TI lab measurements (taken with output pre-emphasis enabled on both channels) to meet SATA loss and jitter spec.

Actual trace length supported by LVCP422 may be more or less than suggested values and will depend on board layout, number of connectors used in the SATA signal path, and SATA host and esata connector design.

Figure 3.






Figure 4. Propagation Delay Timing Diagram




Figure 5. OOB Enter and Exit Timing




Figure 6. TX Differential Output with 2.5 dB Pre-Emphasis Step






Figure 7. Auto Low Power Mode Timing

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN75LVCP422DB	Active	Production	SSOP (DB)   20	70   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 85	LVCP422
SN75LVCP422DB.B	Active	Production	SSOP (DB)   20	70   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 85	LVCP422
SN75LVCP422DBR	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 85	LVCP422
SN75LVCP422DBR.B	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 85	LVCP422
SN75LVCP422DBRG4	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 85	LVCP422
SN75LVCP422DBRG4.B	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 85	LVCP422

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




# **PACKAGE OPTION ADDENDUM**


www.ti.com 11-Nov-2025

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75LVCP422DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN75LVCP422DBRG4	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1

www.ti.com 24-Jul-2025




# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75LVCP422DBR	SSOP	DB	20	2000	353.0	353.0	32.0
SN75LVCP422DBRG4	SSOP	DB	20	2000	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

# **TUBE**




## \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN75LVCP422DB	DB	SSOP	20	70	530	10.5	4000	4.1
SN75LVCP422DB.B	DB	SSOP	20	70	530	10.5	4000	4.1



SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025