





SCPS259D - DECEMBER 2014 - REVISED SEPTEMBER 2024

# TCA9617B Level-Translating FM+ I<sup>2</sup>C Bus Repeater

## **1** Features

Texas

INSTRUMENTS

- Two-channel bidirectional I<sup>2</sup>C buffer
- Support for standard mode, fast mode (400kHz), and fast mode+ (1MHz) I<sup>2</sup>C operation
- Operating supply voltage range of 0.8V to 5.5V on A-side
- Operating supply voltage range of 2.2V to 5.5V on B-side
- Voltage-level translation from 0.8V to 5.5V and 2.2V to 5.5V
- Footprint and function replacement for TCA9517
- Active-high repeater-enable input
- Open-drain I<sup>2</sup>C I/O
- 5.5V Tolerant I<sup>2</sup>C and enable input support
- Lockup-free operation
- Powered-off high-impedance I<sup>2</sup>C bus pins
- Support for clock stretching and multiple controller arbitration across the device
- Latch-up performance exceeds 100mA per JESD 78, class II
- ESD protection exceeds JESD 22
  - 4000V Human-body model
  - 1500V Charged-device model

## **2** Applications

## Servers

- Routers (Telecom Switching Equipment)
- Industrial Equipment
- Products with many I<sup>2</sup>C targets and/or long PCB traces

## **3 Description**

The TCA9617B is a BiCMOS dual bidirectional buffer intended for  $I^2C$  bus and SMBus systems. The device provides bidirectional voltage-level translation (up-translation and down-translation) between low voltages (down to 0.8V) and higher voltages


(2.2V to 5.5V) in mixed-mode applications. This device enables  $l^2C$  and similar bus systems to be extended, without degradation of performance even during level shifting.

The TCA9617B buffers both the serial data (SDA) and the serial clock (SCL) signals on the  $I^2C$  bus, allowing two buses of 550pF to be connected in an  $I^2C$  application. This device can also be used to separate two halves of a bus for voltage and capacitance.

**Package Information** 

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
TCA9617B	VSSOP (8)	3mm × 3mm

(1) For more information, see Section 10.



<sup>(2)</sup> The package size (length × width) is a nominal value and includes pins, where applicable.




## **Table of Contents**

11	eatures1	
2 /	pplications1	
3	escription1	
4 I	in Configuration and Functions3	5
5 \$	pecifications4	
	6.1 Absolute Maximum Ratings4	ł
	.2 ESD Ratings4	ł
	.3 Recommended Operating Conditions4	ŀ
	6.4 Thermal Information5	;
	5.5 Electrical Characteristics5	;
	6.6 Timing Requirements7	'
	5.7 Typical Characteristics7	1
	etailed Description10	
	0.1 Overview	
	.2 Functional Block Diagram11	
	0.3 Feature Description	
	-	

6.4 Device Functional Modes	12
7 Application and Implementation	. 13
7.1 Application Information	13
7.2 Typical Application	
7.3 Power Supply Recommendations	16
7.4 Layout	
8 Device and Documentation Support	18
8.1 Receiving Notification of Documentation Updates.	18
8.2 Support Resources	18
8.3 Trademarks	18
8.4 Electrostatic Discharge Caution	18
8.5 Glossary	
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	19
10.1 Tape and Reel Information	



## **4** Pin Configuration and Functions



## Figure 4-1. DGK Package, 8-Pin VSSOP (Top View)

### Table 4-1. Pin Functions

PIN		DESCRIPTION
NAME	NO.	DESCRIPTION
VCCA	1	A-side supply voltage (0.8V to 5.5V)
SCLA	2	I <sup>2</sup> C SCL line, A side. Connect to V <sub>CCA</sub> through a pull-up resistor.
SDAA	3	I <sup>2</sup> C SDA line, A side. Connect to V <sub>CCA</sub> through a pull-up resistor.
GND	4	Supply ground
EN	5	Active-high repeater enable input. Internally connected to V <sub>CCB</sub> through a weak pull-up resistor.
SDAB	6	I <sup>2</sup> C SDA line, B side. Connect to V <sub>CCB</sub> through a pull-up resistor.
SCLB	7	I <sup>2</sup> C SCL line, B side. Connect to V <sub>CCB</sub> through a pull-up resistor.
VCCB	8	B-side and device supply voltage (2.2V to 5.5V)

## 5 Specifications

## 5.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CCB</sub>	Supply voltage range		-0.5	6.5	V
V <sub>CCA</sub>	Supply voltage range		-0.5	6.5	V
VI	Enable input voltage range <sup>(2)</sup>		-0.5	6.5	V
V <sub>IO</sub>	l <sup>2</sup> C bus voltage range <sup>(2)</sup>		-0.5	6.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
	Continuous output current			±50	mA
IO	Continuous current through $V_{CC}$ or GND			±100	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±4000	M
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## **5.3 Recommended Operating Conditions**

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage, A-side bus	0.8	V <sub>CCB</sub>	V
V <sub>CCB</sub>	Supply voltage, B-side bus	2.2	5.5	V
I <sub>OLA</sub>	Low-level output current		30	mA
I <sub>OLB</sub>	Low-level output current	0.1	30	mA
T <sub>A</sub>	Ambient temperature	-40	85	°C



## **5.4 Thermal Information**

	THERMAL METRIC <sup>(1)</sup>	DGK	UNIT
		8 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	171.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	77.5	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	107.1	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	12.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	105.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## **5.5 Electrical Characteristics**

 $V_{CCB}$  = 2.2V to 5.5V, GND = 0V,  $T_A$  = –40°C to 85°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	V <sub>CCB</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
V <sub>IK</sub>	Input clamp voltage		I <sub>I</sub> = -18mA	2.2V to 5.5V	-1.2		0	V	
V <sub>OL</sub>	Low-level output voltage	SDAB, SCLB	I <sub>OL</sub> = 100μA or 30mA, V <sub>ILA</sub> = 0V	2.2V to 5.5V	0.48	0.53	0.58	V	
		SDAA, SCLA	I <sub>OL</sub> = 30mA	-		0.1	0.23		
		SDAA, SCLA			0.7 × V <sub>CCA</sub>		5.5		
V <sub>IH</sub>	High-level input voltage	SDAB, SCLB			0.7 × V <sub>CCA</sub>		5.5	V	
		EN			0.7 × V <sub>CCB</sub>		5.5		
		SDAA, SCLA						0.3 × V <sub>CCA</sub>	
V <sub>IL</sub>	Low-level input voltage	SDAB, SCLB		2.2V to 5.5V	0.4 0.3 ×	V			
		EN				0.3 × V <sub>CCB</sub>			
I <sub>CCA</sub>	Quiescent supply current for	V <sub>CCA</sub>	Both channels low, SDAA = SCLA = GND and $I_{OLB} = 100 \mu A$ , or SDAA = SCLA = open and SDAB = SCLB = GND	2.2V to 5.5V			13	μΑ	
I <sub>CCB</sub>	Quiescent supply current		Both Channels high, SDAA = SCLA = VCCA B-side pulled up to VCCB with pull-up resistors	2.2V to 5.5V		4.5	7	mA	
				5.5V		5.7	8.1		



## 5.5 Electrical Characteristics (continued)

 $V_{CCB}$  = 2.2V to 5.5V, GND = 0V, T<sub>A</sub> = -40°C to 85°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	V <sub>CCB</sub>	MIN TYP <sup>(1)</sup>	МАХ	UNIT
			V <sub>I</sub> = V <sub>CCB</sub>		-1	1	
l <sub>i</sub>			V <sub>1</sub> = 0.2V, EN = 0	2.2V to 5.5V	-10	10	
		SDAB, SCLB	$V_{I} = V_{CCB} - 0.2V$	-	-1	1	
Ь			V <sub>I</sub> = 5.5V, V <sub>CCA</sub> = 0V	0V	-10	10	
	Input lookage ourrent		V <sub>I</sub> = V <sub>CCA</sub>		-1	1	
"	Input leakage current		V <sub>I</sub> = 0.2V, EN = 0	2.2V to 5.5V	-10	10	μA
		SDAA, SCLA	$V_{I} = V_{CCA} - 0.2V$		-1	1	
			V <sub>I</sub> = 5.5V, V <sub>CCA</sub> = 0V	0V	-10	10	
		EN	V <sub>I</sub> = V <sub>CCB</sub>		-1	1	
			V <sub>I</sub> = 0.2V		-25		
Cı	Input capacitance	EN	V <sub>I</sub> = 3V or 0V	3.3V		7	pF
				3.3V		9	
0		SCLA, SDAA	V <sub>1</sub> = 3V or 0V	0V		9	_
C <sub>IO</sub>	Input/output capacitance			3.3V		14	pF
		SCLB, SDAB	V <sub>1</sub> = 3V or 0V	0V		14	

(1) All typical values are at  $T_A = 25^{\circ}C$ .



## 5.6 Timing Requirements

$V_{CCA}$ = 0.8V to 5.5V, $V_{CCB}$ = 2.2V to 5.5V, GND = 0V, TA = -40°C to 85°C	C (unless otherwise noted) <sup>(1) (2) (3)</sup>
--	---

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
t <sub>PLH</sub>	Propagation delay	SDAB, SCLB	SDAA, SCLA		35		90	ns
t <sub>PLH</sub>	Propagation delay	SDAA, SCLA	SDAB, SCLB	$V_{CCB} \le 3V$	50		137	ns
t <sub>PLH</sub>	Propagation delay	SDAA, SCLA	SDAB, SCLB	V <sub>CCB</sub> > 3V	59		250	ns
t <sub>PHL</sub>	Propagation delay	SDAB, SCLB	SDAA, SCLA		32		144	ns
t <sub>PHL</sub>	Propagation delay	SDAA, SCLA	SDAB, SCLB		28		140	ns
. (4)	Transition	B side		70%	88			
t <sub>TLH</sub> <sup>(4)</sup>	time	A side	30%			37		ns
+	Transition	B side	-70%	30%	5.40		32	ns
t <sub>THL</sub>	time	A side		30 /0	1.40		40	115
t <sub>su,en</sub> (5)	Setup time, EN high	before Start condition	I		100			ns

(1) Times are specified with loads of 240  $\Omega$  ±1% and 400 pF ±10% on B-side and 240  $\Omega$  ±1% and 200 pF ±10% on A-side. Different load resistance and capacitance alter the rise time, thereby changing the propagation delay and transition times.


(2)

Times are specified with A-side signals pulled up to V<sub>CCA</sub> and B-side signals pulled up to V<sub>CCB</sub>. Typical values were measured with V<sub>CCA</sub> = 0.9 V and V<sub>CCB</sub> = 2.5 V at T<sub>A</sub> = 25°C, unless otherwise noted. T<sub>TLH</sub> is determined by the pull-up resistance and load capacitance (3)

(4)

(5) EN should change state only when the global bus and the repeater port are in an idle state

## **5.7 Typical Characteristics**





## **Parameter Measurement Information**






Figure 6-1. Test Circuit for Open-Drain Output from A to B




- A. V<sub>CCA</sub> = 0.9V
- B. V<sub>CCB</sub> = 2.5V
- C.  $R_{PUA} = R_{PUB} = 240\Omega$  on the A-side and the B-side
- D.  $C_{LA} = 200 \text{pF}$  on A-side and  $C_{LB} = 400 \text{pF}$  on B-side (includes probe and jig capacitance)
- E. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10MHz, Z<sub>0</sub> = 50 $\Omega$ , slew rate  $\geq$  1V/ns
- F. The outputs are measured one at a time, with one transition per measurement.

## Figure 6-2. Test Circuit for Open-Drain Output from B to A









## 6 Detailed Description

## 6.1 Overview

The TCA9617B is a BiCMOS dual bidirectional buffer intended for  $I^2C$  bus and SMBus systems. As with the standard  $I^2C$  system, pull-up resistors are required to provide the logic high levels on the buffered bus. The TCA9617B has standard open-drain configuration of the  $I^2C$  bus. The size of these pull-up resistors depends on the system, but each side of the repeater must have a pull-up resistor. The device is designed to work with Standard mode, Fast mode and Fast Mode+  $I^2C$  devices. The SCL and SDA lines shall be at high-impedance when either one of the supplies is powered off.

The TCA9617B B-side drivers operate from 2.2V to 5.5V. The output low level for this internal buffer is approximately 0.5V, but the input voltage must be below  $V_{IL}$  when the output is externally driven low. The higher-voltage low signal is called a buffered low. When the B-side I/O is driven low internally, the low is not recognized as a low by the input. This feature prevents a lockup condition from occurring when the input low condition is released. This type of design on the B side prevents TCA9617B from being used in series with another TCA9617B B-side or other buffers that incorporate a static or dynamic offset voltage. This is because these devices do not recognize buffered low signals as a valid low and do not propagate the signal as a buffered low again.

The TCA9617B A-side drivers operate from 0.8V to 5.5V and do not have the buffered low feature (or the static offset voltage). This means that a low signal on the B side translates to a nearly 0V low on the A side, which accommodates smaller voltage swings of low-voltage logic. The output pull-down on the A side drives a hard low, and the input level is set to 30% of  $V_{CCA}$  to accommodate the need for a lower low level in systems where the low-voltage-side supply voltage is as low as 0.8V.


The A side of two or more TCA9617B can be connected together to allow a star topology, with the A side on the common bus. Also, the A side can be connected directly to any other buffer with static or dynamic offset voltage. Multiple TCA9617B can be connected in series, A side to B side, with no buildup in offset voltage with only time-of-flight delays to consider.

The TCA9617B includes a power-up circuit that keeps the output drivers turned off until  $V_{CCB}$  is above 2V and  $V_{CCA}$  is above 0.7V.  $V_{CCA}$  is only used to provide references for the A-side input comparators and the power-good-detect circuit. The TCA9617B internal circuitry and all I/Os are powered by the  $V_{CCB}$  pin.

After power up and with the EN high, the A side falling below 30% of  $V_{CCA}$  turns on the corresponding B-side driver (either SDA or SCL) and drives the B-side down momentarily to 0V before settling to approximately 0.5V. When the A-side rises above 30% of  $V_{CCA}$ , the B-side pull-down driver is turned off and the external pull-up resistor pulls the pin high. If the B side falls first and goes below 0.4V, the A-side driver is turned on and drives the A-side to 0V. When the B-side rises above 0.45V, the A-side pull-down driver is turned off and the external pull-up resistor pulls the pin high.



## 6.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

## 6.3 Feature Description

## 6.3.1 Bidirectional Level Translation

The TCA9617B can provide bidirectional voltage level translation (up-translation and down-translation) between low voltages (down to 0.8V) and higher voltages (2.2V to 5.5V) in mixed-mode applications.

### 6.3.2 Low to High Transition Characteristics

Figure 6-2 depicts the offset voltage on the B side of the device. As shown in Figure 6-2 the target releases and the B-side rises, and rises to 0.5V and stays there until the A-side rises above 30% of  $V_{CCA}$ . This effect can cause the low level signal to have a *pedestal*. Once the voltage on the A-side crosses 30% of  $V_{CCA}$ , the B-side begins to rise to  $V_{CCB}$ .

Due to nature of the B-side pedestal and the static offset voltage, there is a slight overshoot as the B-side rises from being externally driven low to the 0.5V offset. The TCA9617B is designed to control this behavior provided the system is designed with rise times greater than 20ns. Therefore; care must be taken to limit the pull-up strength when devices with rise time accelerators are present on the B side. Excessive overshoot on the B-side pedestal can cause devices with rise time accelerators to trip prematurely if the overshoot is more than accelerator thresholds.

### 6.3.3 High-to-Low Transition Characteristics

When the A side of the bus is driven to 30% of  $V_{CCA}$ , the B side driver turns on. This drives the B-side to 0V for a short period (see Figure 6-2), and then the B-side rises to the static offset voltage of 0.5V ( $V_{OL}$  of TCA9617B). This effect, called an inverted pedestal, allows the B-side to drive to logic low much faster than driving to the static offset. Driving to the static offset voltage requires that the fall time be slowed to prevent ringing.




Figure 6-2. Bus B (2.2V to 5.5V Bus) Waveform

## 6.4 Device Functional Modes

The TCA9617B has an active-high enable (EN) input with an internal pull-up to  $V_{CCB}$ , which allows the user to select when the repeater is active. This can be used to separate a misbehaving target on power-up reset. The EN must never change state during an I<sup>2</sup>C operation. Disabling during a bus operation can hang the bus. Enabling part way through the bus cycles can confuse the I<sup>2</sup>C parts being enabled. The EN input must change state only when the global bus and repeater port are in the idle state to prevent system failures.

INPUT EN	FUNCTION						
L	Outputs disabled						
Н	SDAA = SDAB SCLA = SCLB						

Table	6-1.	Function	Table
-------	------	----------	-------



## 7 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 7.1 Application Information

A typical application is shown in Figure 7-1. In this example, the system controller is running on a 0.9V I<sup>2</sup>C bus, and the target is connected to a 2.5V bus. Both buses are running at 400kHz. Decoupling capacitors are required, but are not shown in Figure 7-6 for simplicity.

The TCA9617B is 5V tolerant so no additional circuits are required to translate between 0.8V to 5.5V bus voltages and 2.7V to 5.5V bus voltages.

When the A side of the TCA9617B is pulled low by a driver on the I<sup>2</sup>C bus, a comparator detects the falling edge when the signal level goes below 30% of  $V_{CCA}$  and cause the internal driver on the B side to turn on. The B-side is first pulled down to 0V, and then settles to 0.5V. When the B side of the TCA9617B falls below 0.4V, the TCA9617B detects the falling edge, turn on the internal driver on the A side and pull the A-side pin down to ground.

On the B-side bus of the TCA9617B, the clock and data lines has a positive offset from ground equal to the  $V_{OL}$  of the TCA9617B. After the eighth clock pulse, the data line is pulled to the  $V_{OL}$  of the target device, which is close to ground in this example. At the end of the acknowledge, the level rises only to the low level set by the driver of the TCA9617B for a short delay (approximately 0.5V), while the A-side bus rises above 30% of  $V_{CCA}$  and then continues high.

Although the TCA9617B has a single application, the device can exist in multiple configurations. Figure 7-1 shows the standard configuration for the TCA9617B. Multiple TCA9617Bs can be connected either in star configuration (Figure 7-4) or in series configuration (Figure 7-5). The design requirements, detailed design procedure, and application curves in *Section 7.2.1* are valid for all three configurations.

## 7.2 Typical Application

## 7.2.1 Standard Application




Figure 7-1. Bidirectional Voltage Level Translator



### 7.2.1.1 Design Requirements

For the level-translating application, the following must be true:

- V<sub>CCA</sub> = 0.8V to 5.5V
- V<sub>CCB</sub> = 2.2V to 5.5V
- $V_{CCA} \leq V_{CCB}$
- I<sub>OL</sub> > I<sub>O</sub>

## 7.2.1.2 Detailed Design Procedure

### 7.2.1.2.1 Pullup Resistor Sizing

For the TCA9617B to function correctly, all devices on the B-side must be able to pull the B-side below the voltage input low contention level (0.4V). This means that the  $V_{OL}$  of any device on the B-side must be below 0.4V for proper operation.

The  $V_{OL}$  of a device can be adjusted by changing the  $I_{OL}$  through the device which is set by the pull-up resistor value. The pull-up resistor on the B-side must be carefully selected to make sure the logic levels are transferred correctly to the A-side.

The B-side pull-up resistor sizing must also make sure that the rise time is greater than 20ns. Shorter rise times increase the pedestal overshoot shown in Figure 7-2.

#### 3.0 V 3.0 V 2.5 V 2.5 V 2.0 V 2.0 V 1.5 V 2 1.5 V 1.0 V 2 1 1.0 V 0.5 V 1 0.5 V 0.0 V 0.0 V -0.5 V Figure 7-2. B-side Pedestal Figure 7-3. B-side Inverted Pedestal

### 7.2.1.3 Application Curves



## 7.2.2 Star Application

Multiple A sides can be connected in a star configuration, allowing all nodes to communicate with each other.




Figure 7-4. Typical Star Application

7.2.2.1 Design Requirements
Refer to Section 7.2.1.1.
7.2.2.2 Detailed Design Procedure
Refer to Section 7.2.1.2.
7.2.2.3 Application Curves
Refer to Section 7.2.1.3.



## 7.2.3 Series Application

Multiple TCA9617Bs can be connected in series as long as the A side is connected to the B side. I<sup>2</sup>C bus target devices can be connected to any of the bus segments. The number of devices that can be connected in series is limited by repeater delay/time-of-flight considerations on the maximum bus speed requirements.




Figure 7-5. Typical Series Application

### 7.2.3.1 Design Requirements

Refer to Section 7.2.1.1.

### 7.2.3.2 Detailed Design Procedure

Refer to Section 7.2.1.2.

### 7.2.3.3 Application Curves

Refer to Section 7.2.1.3.

## 7.3 Power Supply Recommendations

For VCCA, an 0.8V to 5.5V power supply is required. For VCCB, a 2.2V to 5.5V power supply is required.

Standard decoupling capacitors are recommended. These capacitors typically range from 0.1µF to 1µF, but the value of the capacitance depends on the frequencies of noise from the power supply.



## 7.4 Layout

## 7.4.1 Layout Guidelines

The recommended decoupling capacitors must be placed as close to the VCCA and VCCB pins of the TCA9617B as possible.

### 7.4.2 Layout Example




Figure 7-6. Layout Schematic



## 8 Device and Documentation Support

## 8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 8.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 8.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 8.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (January 2024) to Revision D (September 2024)						
•	Updated Tape and Reel Information	20				



CI	hanges from Revision B (December 2018) to Revision C (January 2024)	Page
•	Changed all instances of legacy terminology to controller and target where mentioned	1
•	Added weak pull-up resistor information on pin EN	3
•	Changed abs max voltages from 7V to 6.5V	4
•	Changed the Thermal Information for 8 DGK	5
•	Changed V <sub>IK</sub> MAX value of -1.2V to a MIN value	5
•	Changed T <sub>PLH</sub> (B to A) by removing typical value	
•	Changed $T_{PLH}$ (A to B) for VCCB $\leq$ 3V by changing min value from 59ns to 50ns and removing typical va	
•	Changed T <sub>PLH</sub> (A to B) for VCCB > 3V by removing typical value	
•	Changed T <sub>PHL</sub> (B to A) by changing min value from 69ns to 32ns and removing typical value	
•	Changed T <sub>PHL</sub> (A to B) by changing min value from 68ns to 28ns and removing typical value	
•	Changed T <sub>THL</sub> (B side) by changing max value from 13.8ns to 32ns and removing typical value	
•	Changed T <sub>THL</sub> (B side) by changing max value from 11.3ns to 40ns and removing typical value	7
•	Changed 0.3V <sub>CCA</sub> to: 30% of V <sub>CCA</sub> in the Overview	
•	Changed A side falling below 0.7V <sub>CCA</sub> to: A side falling below 30% of V <sub>CCA</sub>	
•	Changed goes below 0.7V <sub>CCB</sub> to: goes below 0.4V	
•	Changed 0.3V <sub>CCA</sub> to: 30% of V <sub>CCA</sub> in the Low to High Transition Characteristics	11
•	Deleted Since the A-side does not have a static offset low voltage, no pedestal is seen on the A-side as	
	shown in Figure 6-1	
•	Changed 0.7V <sub>CCA</sub> to 30% of V <sub>CCA</sub> in the High-to-Low Transition Characteristics	
•	Changed isolate a badly behaved to separate a misbehaving in the Device Functional Modes	12
•	Changed 0.7V <sub>CCA</sub> to 30% of V <sub>CCA</sub> in the Application Information	
•	Changed falls below 0.45V to: falls below 0.4Vt	
•	Changed (0.45V) to: (0.4V) in the Pullup Resistor Sizing	14


Cha	Changes from Revision A (December 2014) to Revision B (December 2018)							
• (	Changed the appearance of the DGK pin out image	3						
	Changed $V_{CCA} < V_{CCB}$ To: $V_{CCA} \le V_{CCB}$ in the Design Requirements list							

Cł	nanges from Revision * (December 2014) to Revision A (December 2014)	Page
•	Initial release of full version.	1


## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 10.1 Tape and Reel Information







Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TCA9617BDGKR	VSSOP	DGK	8	2500	364	364	27	



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TCA9617BDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG   SN	Level-1-260C-UNLIM	-40 to 85	ZBOK	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **DGK0008A**



# **PACKAGE OUTLINE**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



# DGK0008A

# **EXAMPLE BOARD LAYOUT**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



# DGK0008A

# **EXAMPLE STENCIL DESIGN**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated