





SCDS392C - NOVEMBER 2018 - REVISED FEBRUARY 2024

TMUX1104 5V, Low-Leakage-Current, 4:1 Precision Multiplexer

Technical

documentation

1 Features

- Wide supply range: 1.08V to 5.5V
- Low leakage current: 3pA
- Low charge injection: 1.5pC
- Low on-resistance: 2Ω
- -40°C to +125°C operating temperature
- 1.8V logic compatible
- Fail-safe logic
- Rail to rail operation
- · Bidirectional signal path
- Break-before-make switching
- ESD protection HBM: 2000V

2 Applications

- Ultrasound scanners
- · Patient monitoring and diagnostics
- Blood glucose monitors
- Optical networking
- Optical test equipment
- Remote radio units
- Wired networking
- Data acquisition systems
- ATE test equipment
- · Factory automation and industrial controls
- Programmable logic controllers (PLC)
- Analog input modules
- SONAR receivers
- Battery monitoring systems

3 Description


The TMUX1104 is a precision complementary metaloxide semiconductor (CMOS) multiplexer (MUX). The TMUX1104 offers a single channel, 4:1 configuration. A wide operating supply of 1.08V to 5.5V makes this device an excellent choice for a broad array of applications from medical equipment to industrial systems. The device supports bidirectional analog and digital signals on the source (Sx) and drain (D) pins ranging from GND to V_{DD} . All logic inputs have 1.8V logic compatible thresholds, allowing for both TTL and CMOS logic compatibility when operating in the valid supply voltage range. Fail-Safe Logic circuitry allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage.

The TMUX1104 is part of the precision switches and multiplexers family of devices. These devices have very low on and off leakage currents and low charge injection, allowing them to be used in high precision measurement applications. A low supply current of 5nA and small package options enable use in portable applications.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TMUX1104	DGS (VSSOP, 10)	3mm × 4.9mm
	DQA (USON, 10)	2.5mm × 1mm

- (1) For more information, see Section 11
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Block Diagram







Table of Contents

	Features	
	Applications	
	Description	
	Pin Configuration and Functions	
5	Specifications	
	5.1 Absolute Maximum Ratings	
	5.2 ESD Ratings	
	5.3 Recommended Operating Conditions	
	5.4 Thermal Information	
	5.5 Electrical Characteristics (V _{DD} = 5V ±10 %)	<mark>5</mark>
	5.6 Electrical Characteristics (V _{DD} = 3.3V ±10 %)	
	5.7 Electrical Characteristics (V _{DD} = 1.8V ±10 %)	
	5.8 Electrical Characteristics (V _{DD} = 1.2V ±10 %)	
	5.9 Typical Characteristics	
6	Parameter Measurement Information	
	6.1 On-Resistance	15
	6.2 Off-Leakage Current	15
	6.3 On-Leakage Current	16
	6.4 Transition Time	16
	6.5 Break-Before-Make	17
	6.6 t _{ON(EN)} and t _{OFF(EN)}	17
	6.7 Charge Injection	
	6.8 Off Isolation	18

	6.9 Crosstalk	. 19
	6.10 Bandwidth	. 19
7	Detailed Description	
	7.1 Functional Block Diagram	
	7.2 Feature Description.	
	7.3 Device Functional Modes	
	7.4 Truth Tables	
8	Application and Implementation	23
	8.1 Application Information	
	8.2 Typical Application	
	8.3 Power Supply Recommendations	
	8.4 Layout	
9	Device and Documentation Support	
	9.1 Documentation Support	
	9.2 Receiving Notification of Documentation Updates	
	9.3 Support Resources	
	9.4 Trademarks	
	9.5 Electrostatic Discharge Caution	
	9.6 Glossary	26
1	0 Revision History	
	1 Mechanical, Packaging, and Orderable	
	Information	. 27



4 Pin Configuration and Functions






Figure 4-2. DQA Package, 10-Pin USON (Top View)

Table 4-1. Pin Functions

PIN			DESCRIPTION	
NAME	NO.		DESCRIPTION	
A0	1	I	Address line 0. Controls the switch configuration as shown in Table 7-1.	
S1	2	I/O	Source pin 1. Can be an input or output.	
GND	3	Р	Ground (0V) reference	
S3	4	I/O	Source pin 3. Can be an input or output.	
EN	5	I	Active high logic enable. When this pin is low, all switches are turned off. When this pin is high, the A[1:0] logic inputs determine which switch is turned on.	
VDD	6	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1µF to 10µF between V _{DD} and GND.	
S4	7	I/O	Source pin 4. Can be an input or output.	
D	8	I/O	Drain pin. Can be an input or output.	
S2	9	I/O	Source pin 2. Can be an input or output.	
A1	10	I	Address line 1. Controls the switch configuration as shown in Table 7-1.	

(1) I = input, O = output, I/O = input and output, P = power

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

		MIN	MAX	UNIT
V _{DD}	Supply voltage	-0.5	6	V
V_{SEL} or V_{EN}	Logic control input pin voltage (EN, A0, A1)	-0.5	6	V
I _{SEL} or I _{EN}	Logic control input pin current (EN, A0, A1)	-30	30	mA
V _S or V _D	Source or drain voltage (Sx, D)	-0.5	V _{DD} +0.5	V
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, D)	I _{DC} ± 10 % ⁽⁴⁾	I _{DC} ± 10 % ⁽⁴⁾	mA
$I_{S} \text{ or } I_{D (PEAK)}$	Source and drain peak current: (1 ms period max, 10% duty cycle maximum) (Sx, D)	I _{peak} ± 10 % ⁽⁴⁾	$I_{peak} \pm 10 \%^{(4)}$	mA
T _{stg}	Storage temperature	-65	150	°C
P _{tot}	Total power dissipation ^{(5) (6)}		500	mW
TJ	Junction temperature		150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) Refer to Recommended Operating Conditions for I_{DC} and I_{Peak} ratings
- (5) For DGS(VSSOP) package: Ptot derates linearly above TA=53°C by 5.16mW/°C
- (6) For DQA(USON) package: Ptot derates linearly above TA=63°C by 5.78mW/°C

5.2 ESD Ratings

			VALUE	UNIT
M	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	M
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±750	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{DD}	Positive power supply voltage		1.08	;	5.5	V
V_{S} or V_{D}	Signal path input/output voltage (source or drain pin)	(Sx, D)	()	V_{DD}	V
$V_{\text{SEL}} \text{or} V_{\text{EN}}$	Logic control input pin voltage)	5.5	V
T _A	Ambient temperature		-40	-40 125		°C
	Continuous current through switch	Tj = 25°C		150		mA
		Tj = 85°C		120		mA
IDC		Tj = 125°C		60		mA
		Tj = 130°C		50		mA
		Tj = 25°C		300		mA
1	Peak current through switch(1 ms period max, 10% duty cycle maximum)	Tj = 85°C		300		mA
Ipeak		Tj = 125°C		180		mA
		Tj = 130°C		160		mA



5.4 Thermal Information

		TMU		
	THERMAL METRIC ⁽¹⁾	DGS (VSSOP)	DQA (USON)	UNIT
		10 PINS	10 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	193.9	173.0	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	83.1	99.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	116.5	73.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	22.0	8.9	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	114.6	73.0	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics (V_{DD} = 5V \pm 10 %)

at $T_A = 25^{\circ}C$, $V_{DD} = 5V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALC	OG SWITCH						
		$V_{\rm S}$ = 0V to $V_{\rm DD}$	25°C		2	4	Ω
R _{ON}	On-resistance	I _{SD} = 10 mA	–40°C to +85°C			4.5	Ω
		Refer to On-Resistance	–40°C to +125°C			4.9	Ω
		$V_{\rm S} = 0V$ to $V_{\rm DD}$	25°C		0.13		Ω
ΔR _{ON}	On-resistance matching between channels	$I_{SD} = 10 \text{ mA}$	–40°C to +85°C			0.4	Ω
		Refer to On-Resistance	–40°C to +125°C			0.5	Ω
_		$V_{\rm S} = 0V$ to $V_{\rm DD}$	25°C		0.85		Ω
R _{ON} FLAT	On-resistance flatness	$I_{SD} = 10 \text{ mA}$	–40°C to +85°C			1.6	Ω
FLAI		Refer to On-Resistance	–40°C to +125°C			1.6	Ω
		$V_{DD} = 5V$ Switch Off $V_{D} = 4.5V / 1.5V$	25°C	-0.08	±0.005	0.08	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾		–40°C to +85°C	-0.3		0.3	nA
'S(OFF)		$V_{S} = 1.5V / 4.5V$ Refer to Off-Leakage Current	–40°C to +125°C	-0.9		0.9	nA
	Drain off leakage current ⁽¹⁾	$V_{DD} = 5V$ Switch Off $V_D = 4.5V / 1.5V$	25°C	-0.1	±0.01	0.1	nA
l= (===)			–40°C to +85°C	-0.75		0.75	nA
I _{D(OFF)}		$V_{S} = 1.5V / 4.5V$ Refer to Off-Leakage Current	-40°C to +125°C	-3.5		3.5	nA
		V _{DD} = 5V	25°C	-0.025	±0.003	0.025	nA
I _{D(ON)} I _{S(ON)}	Channel on leakage current	Switch On $V_D = V_S = 2.5V$	–40°C to +85°C	-0.3		0.3	nA
15(ON)		Refer to On-Leakage Current	–40°C to +125°C	-0.95		0.95	nA
		V _{DD} = 5V	25°C	-0.1	±0.01	0.1	nA
I _{D(ON)} I _{S(ON)}	Channel on leakage current	Switch On V _D = V _S = 4.5V / 1.5V	–40°C to +85°C	-0.75		0.75	nA
'5(UN)		Refer to On-Leakage Current	–40°C to +125°C	-3.5		3.5	nA
LOGIC	INPUTS (EN, A0, A1)					I	
VIH	Input logic high		–40°C to +125°C	1.49		5.5	V
V _{IL}	Input logic low		-40°C to +125°C	0		0.87	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μA
I _{IH} I _{IL}	Input leakage current		-40°C to +125°C			±0.05	μA



5.5 Electrical Characteristics (V_{DD} = 5V ±10 %) (continued)

at $T_A = 25^{\circ}C$, $V_{DD} = 5V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		–40°C to +125°C			2	pF
POWER	SUPPLY		1			I	
	N		25°C		0.005		μA
IDD	V _{DD} supply current	Logic inputs = 0V or 5.5V	-40°C to +125°C			1	μA
DYNAM	IC CHARACTERISTICS		1			I	
		V _S = 3V	25°C		14		ns
t _{TRAN}	Transition time between channels	$R_{L} = 200\Omega, C_{L} = 15 \text{ pF}$	–40°C to +85°C			18	ns
		Refer to Transition Time	–40°C to +125°C			19	ns
		V _S = 3V	25°C		8		ns
t _{OPEN}	Break before make time	$R_{L} = 200\Omega, C_{L} = 15 \text{ pF}$	–40°C to +85°C	1			ns
(BBM)		Refer to Break-Before-Make	–40°C to +125°C	1			ns
		V _S = 3V	25°C		12		ns
t _{ON(EN)}	Enable turn-on time	$R_L = 200\Omega$, $C_L = 15 \text{ pF}$ Refer to tON(EN) and tOFF(EN)	–40°C to +85°C			17	ns
			–40°C to +125°C			18	ns
	Enable turn-off time	$V_{S} = 3V \\ R_{L} = 200\Omega, C_{L} = 15 \text{ pF} \\ \text{Refer to tON(EN) and tOFF(EN)}$	25°C		5		ns
t _{OFF(EN)}			–40°C to +85°C			8	ns
. ,			–40°C to +125°C			9	ns
Q _C	Charge Injection	$V_{S} = 1V$ $R_{S} = 0\Omega$, $C_{L} = 1 \text{ nF}$ Refer to Charge Injection	25°C		1.5		рС
0	Off Isolation		25°C		-65		dB
O _{ISO}		$R_L = 50 \Omega, C_L = 5 pF$ f = 10 MHz Refer to Off Isolation	25°C		-45		dB
v	Orectelly	$ \begin{array}{l} R_{L} = 50 \; \Omega, C_{L} = 5 \; pF \\ f = 1 \; MHz \\ Refer to Crosstalk \end{array} $	25°C		-65		dB
X _{TALK}	Crosstalk	$ \begin{array}{l} R_{L} = 50 \; \Omega, \; C_{L} = 5 \; pF \\ f = 10 \; MHz \\ Refer to \ Crosstalk \\ \end{array} $	25°C		-45		dB
BW	Bandwidth	$R_L = 50 \Omega, C_L = 5 pF$ Refer to Bandwidth	25°C		155		MHz
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		6		pF
C _{DOFF}	Drain off capacitance	f = 1 MHz	25°C		28		pF
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		35		pF

(1) When V_S is 4.5V, V_D is 1.5V, and vice versa.



5.6 Electrical Characteristics (V_{DD} = 3.3V ±10 %)

at $T_A = 25^{\circ}C$, $V_{DD} = 3.3V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALC	OG SWITCH						
		$V_{\rm S}$ = 0V to $V_{\rm DD}$	25°C		3.7	8.8	Ω
R _{ON}	On-resistance	I _{SD} = 10mA	-40°C to +85°C			9.5	Ω
		Refer to On-Resistance	-40°C to +125°C			9.8	Ω
		$V_{\rm S}$ = 0V to $V_{\rm DD}$	25°C		0.13		Ω
ΔR _{ON}	On-resistance matching between channels	I _{SD} = 10mA	-40°C to +85°C			0.4	Ω
	channels	Refer to On-Resistance	-40°C to +125°C			0.5	Ω
_		$V_{\rm S}$ = 0V to $V_{\rm DD}$	25°C		1.9		Ω
R _{ON}	On-resistance flatness	I _{SD} = 10mA	-40°C to +85°C		2		Ω
FLAT		Refer to On-Resistance	-40°C to +125°C		2.2		Ω
		V _{DD} = 3.3V	25°C	-0.05	±0.001	0.05	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch Off V _D = 3V / 1V	-40°C to +85°C	-0.1		0.1	nA
	Source on leakage current	$V_{\rm S} = 3V / 3V$ $V_{\rm S} = 1V / 3V$ Refer to Off-Leakage Current	-40°C to +125°C	-0.5		0.5	nA
		V _{DD} = 3.3V	25°C	-0.1	±0.005	0.1	nA
	Drain off lookage ourrept ⁽¹⁾	Switch Off V _D = 3V / 1V	-40°C to +85°C	-0.5		0.5	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	$V_{\rm S} = 3V / 3V$ $V_{\rm S} = 1V / 3V$ Refer to Off-Leakage Current	-40°C to +125°C	-2		2	nA
		V _{DD} = 3.3V	25°C	-0.1	±0.005	0.1	nA
D(ON)	Channel on leakage current	Switch On V _D = V _S = 3V / 1V	-40°C to +85°C	-0.5		0.5	nA
I _{S(ON)}		Refer to On-Leakage Current	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (EN, A0, A1)						
V _{IH}	Input logic high		-40°C to +125°C	1.35		5.5	V
V _{IL}	Input logic low		-40°C to +125°C	0		0.8	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μA
I _{IH} I _{IL}	Input leakage current		–40°C to +125°C			±0.05	μA
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWER	R SUPPLY						
1		Logic inputs = 0 (or 5.5)(25°C		0.005		μA
DD	V _{DD} supply current	Logic inputs = 0V or 5.5V	-40°C to +125°C			1	μA
DYNAN	IC CHARACTERISTICS		1			1	
		$V_{\rm S} = 2V$	25°C		15		ns
t _{TRAN}	Transition time between channels	$R_{L} = 200\Omega, C_{L} = 15pF$	-40°C to +85°C			21	ns
		Refer to Transition Time	–40°C to +125°C			22	ns
		V _S = 2V	25°C		9		ns
t _{OPEN}	Break before make time	$R_{L} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C	1			ns
(BBM)		Refer to Break-Before-Make	–40°C to +125°C	1			ns
		V _S = 2V	25°C		14		ns
t _{ON(EN)}	Enable turn-on time	$R_{L} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C			21	ns
. /		Refer to tON(EN) and tOFF(EN)	-40°C to +125°C			21	ns



5.6 Electrical Characteristics (V_{DD} = 3.3V ±10 %) (continued)

at $T_A = 25^{\circ}C$, $V_{DD} = 3.3V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	ТА	MIN	TYP	MAX	UNIT
		V _S = 2V	25°C		7		ns
Q _C O _{ISO}	Enable turn-off time	$R_{L}^{0} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C			9	ns
		Refer to tON(EN) and tOFF(EN)	-40°C to +125°C			10	ns
Q _C	Charge Injection	$V_{S} = 1V$ $R_{S} = 0\Omega$, $C_{L} = 1nF$ Refer to Charge Injection	25°C		-1.5		рС
0	Off Isolation	$R_L = 50 \Omega, C_L = 5pF$ f = 1MHz Refer to Off Isolation	25°C		-65		dB
O _{ISO}		$R_L = 50 \Omega, C_L = 5pF$ f = 10MHz Refer to Off Isolation	25°C		-45		dB
v	Crosstalk	$ \begin{array}{l} R_L = 50\;\Omega,C_L = 5pF \\ f = 1MHz \\ Refer to Crosstalk \end{array} $	25°C		-65		dB
▲TALK		$R_L = 50 \Omega, C_L = 5pF$ f = 10MHz Refer to Crosstalk	25°C		-45		dB
BW	Bandwidth	$R_L = 50 \Omega, C_L = 5pF$ Refer to Bandwidth	25°C		155		MHz
C _{SOFF}	Source off capacitance	f = 1MHz	25°C		6		pF
C _{DOFF}	Drain off capacitance	f = 1MHz	25°C		28		pF
C _{SON} C _{DON}	On capacitance	f = 1MHz	25°C		35		pF

(1) When V_S is 3V, V_D is 1V, and vice versa.

5.7 Electrical Characteristics (V_{DD} = 1.8V ±10 %)

at $T_A = 25^{\circ}C$, $V_{DD} = 1.8V$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT	
ANALO	G SWITCH							
		$V_{\rm S} = 0V$ to $V_{\rm DD}$	25°C		40		Ω	
R _{ON}	On-resistance	$I_{SD} = 10 \text{mA}$	-40°C to +85°C			80	Ω	
		Refer to On-Resistance	-40°C to +125°C			80	Ω	
		$V_{\rm S} = 0V$ to $V_{\rm DD}$	25°C		0.4		Ω	
ΔR _{ON}	On-resistance matching between channels	$I_{SD} = 10 \text{mA}$	–40°C to +85°C			1.5	Ω	
		Refer to On-Resistance	–40°C to +125°C			1.5	Ω	
	Source off leakage current ⁽¹⁾	V _{DD} = 1.98V	25°C	-0.05	±0.003	0.05	nA	
I _{S(OFF)}		Switch Off V _D = 1.62V / 1V	-40°C to +85°C	-0.1		0.1	nA	
S(UFF)		$V_{S} = 1V / 1.62V$ Refer to Off-Leakage Current	–40°C to +125°C	-0.5		0.5	nA	
		V _{DD} = 1.98V	25°C	-0.1	±0.005	0.1	nA	
	Drain off leakage current ⁽¹⁾	Switch Off $V_D = 1.62V / 1V$	-40°C to +85°C	-0.5		0.5	nA	
D(OFF)		$V_{S} = 1V / 1.62V$ Refer to Off-Leakage Current	–40°C to +125°C	-2		2	nA	
		V _{DD} = 1.98V	25°C	-0.1	±0.005	0.1	nA	
I _{D(ON)}	Channel on leakage current	Switch On V _D = V _S = 1.62V / 1V	-40°C to +85°C	-0.5		0.5	nA	
I _{S(ON)}		Refer to On-Leakage Current	-40°C to +125°C	-2		2	nA	



5.7 Electrical Characteristics (V_{DD} = 1.8V ±10 %) (continued)

at $T_A = 25^{\circ}C$, $V_{DD} = 1.8V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
V _{IH}	Input logic high		-40°C to +125°C	1.07		5.5	V
V _{IL}	Input logic low		-40°C to +125°C	0		0.68	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μA
I _{IH} I _{IL}	Input leakage current		–40°C to +125°C			±0.05	μA
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWER	SUPPLY						
I _{DD}	V _{DD} supply current	Logic inputs = 0V or 5.5V	25°C -40°C to +125°C		0.001	0.85	μA μA
DYNAM						0.00	h., ,
		$\lambda = 4 \lambda $	25°C		28		ns
t _{TRAN}	Transition time between channels	V _S = 1V R _L = 200Ω, C _L = 15pF	_40°C to +85°C		-	44	ns
iio uu		Refer to Transition Time	-40°C to +125°C			44	ns
		V _S = 1V	25°C		16		ns
t _{OPEN}	Break before make time	$R_{L} = 200\Omega, C_{L} = 15pF$	-40°C to +85°C	1			ns
(BBM)		Refer to Break-Before-Make	-40°C to +125°C	1			ns
		V _S = 1V	25°C		25		ns
t _{ON(EN)}	Enable turn-on time	$R_{L} = 200\Omega, C_{L} = 15pF$	-40°C to +85°C			41	ns
		Refer to tON(EN) and tOFF(EN)	-40°C to +125°C			41	ns
		V _S = 1V	25°C		13		ns
t _{OFF(EN)}	Enable turn-off time	$R_{L}^{2} = 200\Omega, C_{L} = 15pF$	-40°C to +85°C			23	ns
		Refer to tON(EN) and tOFF(EN)	-40°C to +125°C			23	ns
Q _C	Charge Injection	$V_{S} = 1V$ $R_{S} = 0\Omega$, $C_{L} = 1nF$ Refer to Charge Injection	25°C		-0.5		рС
0	Off Isolation	$R_L = 50 \Omega, C_L = 5pF$ f = 1MHz Refer to Off Isolation	25°C		-65		dB
O _{ISO}		$R_L = 50 \Omega, C_L = 5pF$ f = 10MHz Refer to Off Isolation	25°C		-45		dB
v	Createlly	$R_L = 50 \Omega, C_L = 5pF$ f = 1MHz Refer to Crosstalk	25°C		-65		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega, C_L = 5pF$ f = 10MHz Refer to Crosstalk	25°C		-45		dB
BW	Bandwidth	$R_L = 50 \Omega, C_L = 5pF$ Refer to Bandwidth	25°C		140		MHz
C _{SOFF}	Source off capacitance	f = 1MHz	25°C		6		pF
C _{DOFF}	Drain off capacitance	f = 1MHz	25°C		28		pF
C _{SON} C _{DON}	On capacitance	f = 1MHz	25°C		35		pF

(1) When V_S is 1.62V, V_D is 1V, and vice versa.



5.8 Electrical Characteristics (V_{DD} = 1.2V ±10 %)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH	1					
		$V_{\rm S}$ = 0V to $V_{\rm DD}$	25°C		70		Ω
R _{ON}	On-resistance	$I_{SD} = 10 \text{ mA}$	–40°C to +85°C			105	Ω
		Refer to On-Resistance	-40°C to +125°C			105	Ω
		$V_{\rm S}$ = 0V to $V_{\rm DD}$	25°C		0.4		Ω
ΔR _{ON}	On-resistance matching between	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			1.5	Ω
0.11	channels	Refer to On-Resistance	-40°C to +125°C			1.5	Ω
		V _{DD} = 1.32V	25°C	-0.05	±0.003	0.05	nA
	a (1)	Switch Off	–40°C to +85°C	-0.1		0.1	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	$V_D = 1V / 0.8V$ $V_S = 0.8V / 1V$ Refer to Off-Leakage Current	-40°C to +125°C	-0.5		0.5	nA
		V _{DD} = 1.32V	25°C	-0.1	±0.005	0.1	nA
		Switch Off	-40°C to +85°C	-0.5		0.5	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	$V_D = 1V / 0.8V$ $V_S = 0.8V / 1V$ Refer to Off-Leakage Current	–40°C to +125°C	-2		2	nA
		V _{DD} = 1.32V	25°C	-0.1	±0.005	0.1	nA
I _{D(ON)}	Channel on leakage current	Switch On	–40°C to +85°C	-0.5		0.5	nA
I _{S(ON)}		V _D = V _S = 1V / 0.8V Refer to On-Leakage Current	-40°C to +125°C	-2		2	nA
LOGIC I	INPUTS (EN, A0, A1)	, i i i i i i i i i i i i i i i i i i i					
VIH	Input logic high		–40°C to +125°C	0.96		5.5	V
V _{IL}	Input logic low		-40°C to +125°C	0		0.36	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μA
I _{IH} I _{IL}	Input leakage current		-40°C to +125°C			±0.05	μA
C _{IN}	Logic input capacitance		25°C		1		pF
CIN	Logic input capacitance		-40°C to +125°C			2	pF
	SUPPLY		1				-
			25°C		0.001		μA
IDD	V _{DD} supply current	Logic inputs = 0V or 5.5V	-40°C to +125°C			0.7	μA
DYNAM							
		V _S = 1V	25°C		55		ns
t _{TRAN}	Transition time between channels	$R_{\rm L} = 200\Omega, C_{\rm L} = 15 pF$	-40°C to +85°C			190	ns
		Refer to Transition Time	-40°C to +125°C			190	ns
		V _S = 1V	25°C		28		ns
t _{OPEN}	Break before make time	$R_{L} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C	1			ns
(BBM)		Refer to Break-Before-Make	-40°C to +125°C	1			ns
			25°C		50		ns
t _{ON(EN)}	Enable turn-on time	V _S = 1V R _L = 200Ω, C _L = 15pF	-40°C to +85°C			175	ns
ON(EN)		Refer to tON(EN) and tOFF(EN)	-40°C to +125°C			175	ns
			25°C		35		ns
torre	Enable turn-off time	V _S = 1V R _L = 200Ω, C _L = 15pF	_40°C to +85°C			135	
t _{OFF(EN)}		Refer to tON(EN) and tOFF(EN)	-40°C to +125°C			135	ns
Q _C	Charge Injection	$V_{S} = 1V$ $R_{S} = 0\Omega$, $C_{L} = 1nF$ Refer to Charge Injection	25°C		-0.5	133	ns pC



5.8 Electrical Characteristics (V_{DD} = 1.2V ±10 %) (continued)


	PARAMETER	TEST CONDITIONS	ТА	MIN TYP MAX	UNIT
Olso Off Isolation		$R_L = 50 \Omega$, $C_L = 5pF$ f = 1MHz Refer to Off Isolation	25°C	-65	dB
O _{ISO} Off I		$R_L = 50 \Omega$, $C_L = 5pF$ f = 10MHz Refer to Off Isolation	25°C	-45	dB
	R _L = 50 Ω, C _L = 5pF f = 1MHz Refer to Crosstalk	25°C	-65	dB	
X _{TALK}	Crosstalk	$R_L = 50 \Omega, C_L = 5pF$ f = 10MHz Refer to Crosstalk	25°C	-45	dB
BW	Bandwidth	$R_L = 50 \Omega, C_L = 5pF$ Refer to Bandwidth	25°C	125	MHz
C _{SOFF}	Source off capacitance	f = 1MHz	25°C	7	pF
C _{DOFF}	Drain off capacitance	f = 1MHz	25°C	32	pF
C _{SON} C _{DON}	On capacitance	f = 1MHz	25°C	40	pF

(1) When V_S is 1V, V_D is 0.8V, and vice versa.



5.9 Typical Characteristics


at T_A = 25°C, V_{DD} = 5V (unless otherwise noted)





5.9 Typical Characteristics (continued)


at T_A = 25°C, V_{DD} = 5V (unless otherwise noted)





5.9 Typical Characteristics (continued)

at T_A = 25°C, V_{DD} = 5V (unless otherwise noted)





6 Parameter Measurement Information

6.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. The measurement setup used to measure R_{ON} is shown in Figure 6-1. Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed with $R_{ON} = V / I_{SD}$:




Figure 6-1. On-Resistance Measurement Setup

6.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current
- 2. Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

The setup used to measure both off-leakage currents is shown in Figure 6-2.




Figure 6-2. Off-Leakage Measurement Setup



6.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. Figure 6-3 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




Figure 6-3. On-Leakage Measurement Setup

6.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the address signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 6-4 shows the setup used to measure transition time, denoted by the symbol t_{TRANSITION}.




Figure 6-4. Transition-Time Measurement Setup



6.5 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. Figure 6-5 shows the setup used to measure break-before-make delay, denoted by the symbol t_{OPEN(BBM)}.






Figure 6-5. Break-Before-Make Delay Measurement Setup

6.6 t_{ON(EN)} and t_{OFF(EN)}

Turn-on time is defined as the time taken by the output of the device to rise to 10% after the enable has risen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 6-6 shows the setup used to measure turn-on time, denoted by the symbol $t_{ON(EN)}$.

Turn-off time is defined as the time taken by the output of the device to fall to 90% after the enable has fallen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 6-6 shows the setup used to measure turn-off time, denoted by the symbol $t_{OFF(EN)}$.







6.7 Charge Injection

The TMUX1104 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_c . Figure 6-7 shows the setup used to measure charge injection from source (Sx) to drain (D).




Figure 6-7. Charge-Injection Measurement Setup

6.8 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. Figure 6-8 shows the setup used to measure, and the equation used to calculate off isolation.




Figure 6-8. Off Isolation Measurement Setup

$$Off \ Isolation = 20 \cdot Log \left(\frac{V_{OUT}}{V_{S}} \right)$$

(1)



6.9 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. Figure 6-9 shows the setup used to measure, and the equation used to calculate crosstalk.




Figure 6-9. Crosstalk Measurement Setup

Channel-to-Channel Crosstalk =
$$20 \cdot Log\left(\frac{V_{OUT}}{V_S}\right)$$

(2)

6.10 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. Figure 6-10 shows the setup used to measure bandwidth.




Figure 6-10. Bandwidth Measurement Setup



7 Detailed Description

7.1 Functional Block Diagram

The TMUX1104 is an 4:1, 1-channel (single-ended) multiplexer or demultiplexer. Each input is turned on or turned off based on the state of the address lines and enable pin.




Figure 7-1. TMUX1104 Functional Block Diagram

7.2 Feature Description

7.2.1 Bidirectional Operation

The TMUX1104 conducts equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

7.2.2 Rail to Rail Operation

The valid signal path input/output voltage for TMUX1104 ranges from GND to V_{DD}.

7.2.3 1.8V Logic Compatible Inputs

The TMUX1104 has 1.8V logic compatible control for all logic control inputs. The logic input thresholds scale with supply but still provide 1.8V logic control when operating at 5.5V supply voltage. 1.8V logic level inputs allows the TMUX1104 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8V logic implementations, refer to *Simplifying Design with 1.8V logic Muxes and Switches*

7.2.4 Fail-Safe Logic

The TMUX1104 supports Fail-Safe Logic on the control input pins (EN, A0, A1) allowing for operation up to 5.5V, regardless of the state of the supply pin. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pins of the TMUX1104 to be ramped to 5.5V while $V_{DD} = 0V$. Additionally, the feature enables operation of the TMUX1104 with $V_{DD} = 1.2V$ while allowing the select pins to interface with a logic level of another device up to 5.5V.



7.2.5 Ultra-low Leakage Current

The TMUX1104 provides extremely low on-leakage and off-leakage currents. The TMUX1104 is capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultra-low leakage currents. Figure 7-2 shows typical leakage currents of the TMUX1104 versus temperature.




Figure 7-2. Leakage Current vs Temperature

7.2.6 Ultra-low Charge Injection

The TMUX1104 has a transmission gate topology, as shown in Figure 7-3. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




Figure 7-3. Transmission Gate Topology



The TMUX1104 has special charge-injection cancellation circuitry that reduces the source-to-drain charge injection to 1.5pC at V_S = 1V as shown in Figure 7-4.




Figure 7-4. Charge Injection vs Source Voltage

7.3 Device Functional Modes

When the EN pin of the TMUX1104 is pulled high, one of the switches is closed based on the state of the address lines. When the EN pin is pulled low, all the switches are in an open state regardless of the state of the address lines. The control pins can be as high as 5.5V.

7.4 Truth Tables

Table 7-1 provides the truth tables for the TMUX1104.

EN	A1	A0	0 Selected Input Connected To Drain (D) Pin							
0	X ⁽¹⁾	X ⁽¹⁾	All channels are off							
1	0	0	S1							
1	0	1	S2							
1	1	0	S3							
1	1	1	S4							

Table 7-1. TMUX1104 Truth Table

(1) X denotes *do not care*.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TMUX11xx family offers ultra-low input/output leakage currents and low charge injection. These devices operate up to 5.5V, and offer true rail-to-rail input and output of both analog and digital signals. The TMUX1104 has a low on-capacitance which allows faster settling time when multiplexing inputs in the time domain. These features make the TMUX11xx devices a family of precision, high-performance switches and multiplexers for low-voltage applications.

8.2 Typical Application

Figure 8-1 shows a 16-bit, 4 input, multiplexed, data-acquisition system. This example is typical in industrial applications that require low distortion for precision measurements. The circuit uses the ADS8864, a 16-bit, 400kSPS successive-approximation-resistor (SAR) analog-to-digital converter (ADC), along with a precision amplifier, and a 4 input mux.




Figure 8-1. Multiplexing Signals to External ADC

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-1.

PARAMETERS VALUES									
Supply (V _{DD})	3.3V								
I/O signal range	0V to V _{DD} (Rail to Rail)								
Control logic thresholds	1.8V compatible								

Table 8-1. Design Parameters

8.2.2 Detailed Design Procedure

The TMUX1104 can be operated without any external components except for the supply decoupling capacitors. If the desired power-up state is disabled, the enable pin should have a weak pull-down resistor and be controlled by the MCU through the GPIO. All inputs being muxed to the ADC must fall within the recommend operating conditions of the TMUX1104, including signal range and continuous current. For this design with a supply of 3.3V the signal range can be 0V to 3.3V, and the max continuous current can be 30mA.

The design example highlights a multiplexed data-acquisition system for highest system linearity and fast settling. The overall system block diagram is shown in Figure 8-1. The circuit is a multichannel data-acquisition signal chain consisting of an input low-pass filter, mux, mux output buffer, SAR ADC driver, and a reference buffer. The architecture provides a cost-effective solution for fast sampling of multiple channels using a single ADC.

8.2.3 Application Curve

The TMUX1104 is capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultra-low leakage currents.




Figure 8-2. On-Leakage vs Source or Drain Voltage

8.3 Power Supply Recommendations

The TMUX1104 operates across a wide supply range of 1.08V to 5.5V. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the V_{DD} supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1μ F to 10μ F from V_{DD} to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes.



For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.

8.4 Layout

8.4.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 8-3 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.





Figure 8-3. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points; through-hole pins are not recommended at high frequencies.

Figure 8-4 shows an example of a PCB layout with the TMUX1104. Some key considerations are as follows:

- Decouple the V_{DD} pin with a 0.1µF capacitor, placed as close to the pin as possible. Ensure that the capacitor voltage rating is sufficient for the V_{DD} supply.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if
 possible, and only make perpendicular crossings when necessary.

8.4.2 Layout Example







9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit.
- Texas Instruments, Improve Stability Issues with Low CON Multiplexers.
- Texas Instruments, Simplifying Design with 1.8V logic Muxes and Switches.
- Texas Instruments, Eliminate Power Sequencing with Powered-off Protection Signal Switches.
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers.
- Texas Instruments, QFN/SON PCB Attachment.
- Texas Instruments, Quad Flatpack No-Lead Logic Packages.

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	Changes from Revision B (July 2019) to Revision C (February 2024)							
•	Updated Is or Id (Continuous Current) values	4						
•	Added Ipeak values to Recommended Operating Conditions table							

С	hanges from Revision A (December 2018) to Revision B (July 2019)	Page
•	Deleted the Product Preview note from the DQA package in the Device Information table	1
•	Deleted the Product Preview note from the DQA package in the Pin Configuration and Functions section	n <mark>3</mark>
•	Added DQA (USON) thermal values to Thermal Information	<mark>5</mark>



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX1104DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG SN	Level-1-260C-UNLIM	-40 to 125	1D7	Samples
TMUX1104DQAR	ACTIVE	USON	DQA	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	104	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

15-Jan-2024




Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX1104DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TMUX1104DQAR	USON	DQA	10	3000	180.0	9.5	1.18	2.68	0.72	4.0	8.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

15-Jan-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX1104DGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
TMUX1104DQAR	USON	DQA	10	3000	189.0	185.0	36.0

DGS0010A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



DGS0010A

EXAMPLE BOARD LAYOUT

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGS0010A

EXAMPLE STENCIL DESIGN

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DQA 10


1 x 2.5, 0.5 mm pitch

GENERIC PACKAGE VIEW

USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






DQA0010A



PACKAGE OUTLINE

USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.




DQA0010A

EXAMPLE BOARD LAYOUT

USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




DQA0010A

EXAMPLE STENCIL DESIGN

USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated