

TMUXHS4446-Q1 Automotive rated USB-C 10Gbps Alt Mode Crossbar Mux

1 Features

- Passive bidirectional USB-C Alternate Mode Mux to switch between USB and DisplayPort signals
- Supports USB 3.2 up to 10Gbps (Gen 2.0) and DisplayPort 2.1 up to 10Gbps per lane (UHBR10)
- Compatible for Source/Host and Sink/Device applications
- -3dB differential BW: 9.5GHz
- Dynamic characteristics:
 - Insertion loss = -1.6dB at 5GHz
 - Return loss = -18dB at 5GHz
- Supports common mode voltage (CMV) from 0V to 1.8V
- Adaptive CMV tracking
- 6V tolerant SBU pins to survive short-to-VBUS events
- Can be configured through GPIO pins or I²C
- Supports both 1.8V and 3.3V I²C
- Single supply voltage V_{CC}: 3.3V
- Active power consumption: 340μA
- Low standby power consumption: 0.5μA (pin mode)
- Extended Automotive temperature: -40°C to 125°C
- Available in 3mm × 6mm QFN package

2 Applications

- [Factory automation and control](#)
- [Infotainment & cluster](#)
- [Head unit & digital cockpit](#)
- [Automotive display](#)

3 Description

The TMUXHS4446-Q1 is a high-speed bidirectional passive crosspoint switch or crossbar (Xbar). This device is used to switch between USB 3.2 Gen2 SuperSpeed and DisplayPort 1.4/2.1 (up to 10Gbps UHBR10) signals over a USB Type-C also known as USB-C interface. The device also provides switching for the low-speed SBU signals that are used for DisplayPort auxiliary channels. The TMUXHS4446-Q1 supports differential signaling with a common mode voltage (CMV) range of 0V to 1.8V and a differential amplitude from 0V to 1800mVpp. Adaptive CMV tracking enables the channel through the device to remain unchanged for the entire common-mode voltage range.


The dynamic characteristics of the TMUXHS4446-Q1 allows high-speed switching with minimum attenuation to the signal eye diagrams, and very little added jitter. The silicon design of the device is optimized for excellent frequency response at a higher frequency spectrum of the signals. The silicon signal traces and switch network of the TMUXHS4446-Q1 are matched for best intra-pair skew performance.

The TMUXHS4446-Q1 has an extended industrial temperature range (-40°C to 125°C) designed for many rugged applications, including industrial and high reliability use cases.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TMUXHS4446-Q1	RET (WQFN, 40)	6mm × 3mm

- (1) For all available packages, see [Section 10](#).
 (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Application Use Case



Table of Contents

1 Features	1	6.3 Feature Description.....	10
2 Applications	1	6.4 Device Functional Modes.....	10
3 Description	1	7 Application and Implementation	14
4 Pin Configuration and Functions	3	7.1 Application Information.....	14
5 Specifications	5	7.2 Typical Application.....	14
5.1 Absolute Maximum Ratings.....	5	7.3 Power Supply Recommendations.....	16
5.2 ESD Ratings.....	5	7.4 Layout.....	16
5.3 Recommended Operating Conditions.....	5	8 Device and Documentation Support	17
5.4 Thermal Information.....	6	8.1 Documentation Support.....	17
5.5 Electrical Characteristics.....	6	8.2 Receiving Notification of Documentation Updates....	17
5.6 High-Speed Performance Parameters.....	7	8.3 Support Resources.....	17
5.7 Switching Characteristics.....	7	8.4 Trademarks.....	17
5.8 I ² C Timing Characteristics.....	8	8.5 Electrostatic Discharge Caution.....	17
5.9 Typical Characteristics.....	8	8.6 Glossary.....	17
6 Detailed Description	9	9 Revision History	17
6.1 Overview.....	9	10 Mechanical, Packaging, and Orderable Information	17
6.2 Functional Block Diagram.....	9		

4 Pin Configuration and Functions




Figure 4-1. RET Package With Thermal Pad (40 Pin QFN - Top View)

Table 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
DP0+	39	HS I/O	System-side, high-speed differential positive signal for DisplayPort DP0
DP0-	40	HS I/O	System-side, high-speed differential negative signal for DisplayPort DP0
DP1+	2	HS I/O	System-side, high-speed differential positive signal for DisplayPort DP1
DP1-	3	HS I/O	System-side, high-speed differential negative signal for DisplayPort DP1
DP2+	5	HS I/O	System-side, high-speed differential positive signal for DisplayPort DP2
DP2-	6	HS I/O	System-side, high-speed differential negative signal for DisplayPort DP2
DP3+	8	HS I/O	System-side, high-speed differential positive signal for DisplayPort DP3
DP3-	9	HS I/O	System-side, high-speed differential negative signal for DisplayPort DP3
SSTX+	11	HS I/O	System-side, high-speed differential positive signal for USB TX pins
SSTX-	12	HS I/O	System-side, high-speed differential negative signal for USB TX pins
SSRX+	16	HS I/O	System-side, high-speed differential positive signal for USB RX pins
SSRX-	17	HS I/O	System-side, high-speed differential negative signal for USB RX pins
CRX1-	24	HS I/O	Connector-side, high-speed differential negative signal for USB-C RX pins
CRX1+	25	HS I/O	Connector-side, high-speed differential positive signal for USB-C RX pins
CTX1-	27	HS I/O	Connector-side, high-speed differential negative signal for USB-C TX pins
CTX1+	28	HS I/O	Connector-side, high-speed differential positive signal for USB-C TX pins
CTX2-	30	HS I/O	Connector-side, high-speed differential negative signal for USB-C TX pins

Table 4-1. Pin Functions (continued)

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
CTX2+	31	HS I/O	Connector-side, high-speed differential positive signal for USB-C TX pins
CRX2-	33	HS I/O	Connector-side, high-speed differential negative signal for USB-C RX pins
CRX2+	34	HS I/O	Connector-side, high-speed differential positive signal for USB-C RX pins
AUX+	19	LS I/O	System-side, low-speed SBU signal for USB-C SBU pin
AUX-	20	LS I/O	System-side, low-speed SBU signal for USB-C SBU pin
SBU1	22	LS I/O	Connector-side, low-speed SBU signal for USB-C SBU1 pin
SBU2	21	LS I/O	Connector-side, low-speed SBU signal for USB-C SBU2 pin
MODE0	1	CTRL	Control mode selection MODE0 = 1, I ² C control MODE0 = 0, GPIO or pin control through CONF[2:0]
MODE1	13	CTRL	I ² C logic level control (MODE0 = 1) MODE1 = 0, 1.8V I ² C logic level MODE1 = 1, 3.3V I ² C logic level
CONF0	35	CTRL	GPIO control (MODE0 = 0) Switch configuration control for high-speed and low-speed pins. Refer to the Device Functional Modes section for details.
A1		CTRL	I ² C control (MODE0 = 1) Configurable I ² C target address bit
CONF1	36	CTRL	GPIO control (MODE0 = 0) Switch configuration control for high-speed and low-speed pins. Refer to the Device Functional Modes section for details.
SCL		CTRL	I ² C control (MODE0 = 1) I ² C clock input
CONF2	38	CTRL	GPIO control (MODE0 = 0) Switch configuration control for high-speed and low-speed pins. Refer to the Device Functional Modes section for details.
SDA		CTRL	I ² C control (MODE0 = 1) I ² C data input
A0	14	CTRL	I ² C control (MODE0 = 1) Configurable I ² C target address bit
VCC	4, 7, 10, 23, 26, 29, 32	P	Power
GND	15, 18, 37, Thermal Pad	G	Ground

(1) HS I/O = High-Speed Input/Output, LS I/O = Low-Speed Input/Output, CTRL = Control Inputs, P = Power, G = Ground

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC-ABSMAX}	Supply voltage	–0.5	4	V
V _{HS-ABSMAX}	High Speed Differential I/O pin voltage ([SS/C]Tx[+/-], [SS/C]Rx[+/-], DPx[+/-])	–0.5	2.4	V
V _{L S-ABSMAX}	Low Speed I/O pin voltage (AUX[+/-], SBUx)	–0.5	6.0	V
V _{CTR-ABSMAX}	Control pin voltage (MODE[1:0], CONF[2:0], A[1:0], SDA, SCL)	–0.5	V _{CC} +0.4	V
T _{J-ABSMAX}	Junction temperature	–65	125	°C
T _{STG}	Storage temperature	–65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
V _{ESD}	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage		3.0	3.3	3.6	V
V _{CC-RAMP}	Supply voltage ramp time		0.1		100	ms
⁽¹⁾ DR _{HS}	Data rate, high speed datapaths (Cx to DPx/SSx)	Differential AC coupled interfaces			10	Gbps
⁽¹⁾ DR _{SBU}	Data rate, SBU/AUX paths	Differential or single ended signals			1	Gbps
V _{IH-GPIO}	Input high voltage on GPIO pins	A[1:0], MODE[1:0], CONF[2:0] pins	0.75 * V _{CC}			V
V _{IL-GPIO}	Input low voltage on GPIO pins	A[1:0], MODE[1:0], CONF[2:0] pins			0.4	V
V _{IH-I2C}	Input high voltage on I ² C pins	SDA, SCL pins; 3.3V I ² C mode	0.75 * V _{CC}			V
		SDA, SCL pins; 1.8V I ² C mode	1.3			V
V _{IL-I2C}	Input low voltage on I ² C pins	SDA, SCL pins; 3.3V I ² C mode			0.25 * V _{CC}	V
		SDA, SCL pins; 1.8V I ² C mode			0.5	V
V _{IO -LS}	I/O voltage on low speed pins	SBUx and AUX[+/-] pins	–0.45		V _{CC}	V
I _{HS-SW}	Current through high speed switch	Cx[p or n] to DPx/SSx[p or n]			12	mA
V _{DIFF-HS}	High-speed signal pins differential voltage		0		1.8	V _{pp}
V _{CM}	High speed signal pins common mode voltage		0		1.8	V
T _A	Operating free-air/ambient temperature		–40		125	°C

- (1) Actual data rates can be more or less depending on link budget, margin and performance of other link elements

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TMUXHS4446-Q1	UNIT
		RET (WQFN)	
		40 PINS	
R _{θJA}	Junction-to-ambient thermal resistance - High K	33.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	26.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	13.2	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.6	°C/W
ψ _{JB}	Junction-to-board characterization parameter	13.2	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	3.4	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

5.5 Electrical Characteristics

over operating free-air temperature and supply voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Pin (VCC)						
I _{CC}	Device active current	0V ≤ V _{CM} ≤ 1.8V		380	530	μA
I _{STDN}	Device shutdown current	All switches open; CONF[2:0] = 000, I ² C mode		5	10	μA
		All switches open; CONF[2:0] = 000, GPIO Mode		0.5	2.5	μA
High Speed Pins ([SS/C]Tx[+/-], [SS/C]Rx[+/-], DPx[+/-])						
C _{ON}	Output ON capacitance to GND	f = 5GHz		0.3		pF
C _{OFF}	Output OFF capacitance to GND	CONF[2:1] = 00		0.3		pF
I _{IH,HS,SEL}	Input high current, selected high-speed pins	V _{IN} = 1.8V for selected port p and n pins			6	μA
I _{IH,HS,NSEL}	Input high current, non-selected high-speed pins	V _{IN} = 1.8V for non-selected port			110	μA
I _{IL,HS}	Input low current, high-speed pins	V _{IN} = 0V			1	μA
I _{FS,HS}	Failsafe leakage current for HS data pins	Data pins = 1.8V V _{CC} = 0V			10	μA
R _{A,p2n}	DC Impedance between C[Tx/Rx]x+ and C[Tx/Rx]x- pins			20		KΩ
SBU Pins (SBUx, AUX[+/-])						
I _{IH,SBU}	Input high current, SBU, AUX pins	V _{IN} = V _{CC} for selected port			0.16	μA
I _{IL,SBU}	Input low current, SBU, AUX pins	V _{IN} = 0V			0.1	μA
I _{FS,SBU}	Failsafe leakage current for SBU pins	SBU pins = 3.6V, V _{CC} = 0V			10	μA
C _{ON,SBU}	Output ON capacitance to GND	f = 1MHz		6	8	pF
C _{OFF,SBU}	Output OFF capacitance to GND	f = 1MHz		6	8	pF
R _{ON,SBU}	Output ON resistance	0 ≤ V _{IN} ≤ 3.3V; I _O = -8mA		7		Ω
Control Pins (MODE[1:0], CONF[2:0], A[1:0], SDA, SCL)						
I _{IH,CTRL}	Input high current, control pins	V _{IN} = V _{CC}			1	μA
I _{IL,CTRL}	Input low current, control pins	V _{IN} = 0V			1	μA
C _{IN}	Input capacitance			20		pF

5.6 High-Speed Performance Parameters

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
BW _{HS}	–3dB bandwidth for high-speed paths - DP and USB		9.5		GHz
I _L	Differential insertion loss, V _{CM-HS} = 0.6V	f = 10MHz	–0.9		dB
		f = 2.7GHz	–1.2		
		f = 4GHz	–1.4		
		f = 5GHz	–1.6		
R _L	Differential return loss V _{CM-HS} = 0.6V	f = 10MHz	–22		dB
		f = 2.7GHz	–20		dB
		f = 4GHz	–16		dB
		f = 5GHz	–18		dB
O _{IRR}	Differential OFF isolation	f = 10MHz	–60		dB
		f = 2.7GHz	–26		
		f = 4GHz	–22		
		f = 5GHz	–21		
X _{TALK}	Differential crosstalk	f = 10MHz	–50		dB
		f = 2.7GHz for DP2-DP1 or CTX1-CTX2	–28		dB
		f = 2.7GHz for all other channel combinations	–40		dB
		f = 5.0GHz for DP2-DP1 or CTX1-CTX2	–22		dB
		f = 5.0GHz for all other channel combinations	–38		dB
BW _{SBU}	–3dB bandwidth for SBU pins	–3dB loss compared to DC frequency point at 10Mhz	1000		MHz

5.7 Switching Characteristics

PARAMETER	MIN	TYP	MAX	UNIT
Device Switching Time				
t _{SW_POWER_ON}	Device power ON time	80		μs
t _{SW_POWER_OFF}	Device power OFF time	160		ns
High Speed Pins				
t _{PD}	Switch propagation delay	f = 1GHz	70	ps
t _{SW_CM_SHIFT}	Switching time to change from one switching mode to another	Biased from CTXx/ CRXx side with CMV difference <1.8V	1.2	us
t _{SW}	Switching time to change from one switching mode to another	Biased from CTXx/ CRXx side with CMV difference <100mV	120	ns
t _{SK_INTRA}	Intra-pair output skew between + and - pins for same channel	f = 1GHz	2.5	ps
t _{SK_INTER}	Inter-pair output skew between channels	f = 1GHz	16	ps
SBU Pins				
t _{PD-SBU}	Switch propagation delay		220	ps
t _{SW-SBU}	Switching time to change from one switching mode to another	Biased from SBUx side with VIN = 3.3V	450	ns
t _{SK-SBU}	Output skew between SBU1 and SBU2 pins	f = 1MHz	2.5	ps

5.8 I²C Timing Characteristics

For pins SDA, SCL and A[1:0] when the device is in I²C control mode (MODE0 = H)

PARAMETER		MIN	TYP	MAX	UNIT
f _{SCL}	Clock frequency on SCL pin			400	kHz
t _{CH}	Clock HIGH time on SCL pin	0.6			μs
t _{CL}	Clock LOW time on SCL pin	1.3			μs
t _{SETSTA}	Start or repeated start condition setup time	0.6			μs
t _{HSTA}	Start or repeated start condition hold time	0.6			μs
t _{SETDAT}	Data setup time	100			ns
t _{HDAT}	Data hold time	0		0.9	μs
t _r	Input rise time	20 + 0.1 C _b ⁽¹⁾		300	ns
t _f	Input fall time	20 + 0.1 C _b ⁽¹⁾		300	ns
t _{SETSTO}	Stop condition setup time	0.6			us
t _{SP}	Pulse width of spikes which must be suppressed by the input filter			50	ns
t _{VD-DAT}	Data valid time			0.9	μs
t _{VD-ACK}	Data valid acknowledge time			0.9	μs

(1) C_b = total bus capacitance of one bus line in pF

5.9 Typical Characteristics




Figure 5-1. Insertion Loss for a Typical Channel at Nominal PVT




Figure 5-2. Return Loss for a Typical Channel at Nominal PVT




Figure 5-3. Eye Diagram at 10Gbps Through Baseline Setup (Cal-Trace, no DUT)




Figure 5-4. Eye Diagram at 10Gbps Through TMUXHS4446-Q1 (Cal-Trace + DUT)

6 Detailed Description


6.1 Overview

The TMUXHS4446-Q1 is a high-speed bidirectional passive crosspoint (Xbar) switch in mux or demux configurations. This device is used to switch between USB 3.2 Gen2 SuperSpeed and DisplayPort 1.4/2.1 (up to 10Gbps UHBR10) signals over a USB Type-C interface. The device also provides switching for the low-speed SBU signals typically used for DisplayPort auxiliary channels. The SBU pins are 6V tolerant to survive a short-to-VBUS event. The TMUXHS4446-Q1 supports differential signaling with common mode voltage range (CMV) from 0V to 1.8V and with differential amplitude from 0V to 1800mVpp. Adaptive CMV tracking enables the channel through the device to remain unchanged for the entire common-mode voltage range.

The dynamic characteristics of the TMUXHS4446-Q1 allows high-speed switching, minimum attenuation to the signal eye diagram, and with very little added jitter. The silicon design is optimized for excellent frequency response at higher frequency spectrum of the signals, and the silicon signal traces and switch network are matched for best intra-pair skew performance.

The TMUXHS4446-Q1 provides two forms of control modes: GPIO and I²C. In the GPIO mode the control pins are set high or low. In the I²C mode, an external I²C controller (such as USB PD controller) sets the mux configurations and device control. The control configuration flexibility allows compatibility with a wide variety of USB PD controllers.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 High-Speed Differential Signal Switching

Based on the data sent to the control pins, TMUXHS4446-Q1 provides the following muxing options:

- USB SS only: connects only one group of TX & RX signals on the USB-C connector to a USB source/sink.
- USB SS only (flipped): enables the *USB SS only* mode when the USB-C connector is flipped around.
- 4 Ln DP: connects both groups of TX/RX signals on the USB-C connector to a DisplayPort source/sink.
- 4 Ln DP (flipped): enables the *4 Ln DP* mode when the USB-C connector is flipped around.
- 2 Ln DP + USB SS: connects one group of TX/RX signals to a DisplayPort source/sink and connects the other group to a USB source/sink.
- 2 Ln DP + USB SS (flipped): enables the *2 Ln DP + USB SS* mode when the USB-C connector is flipped around.
- Open (powered down): opens all switch and cuts of power to the device.
- Open (powered on): opens all switches but keeps power to the device.

6.3.2 Low-Speed SBU Signal Switching

The TMUXHS4446-Q1 provides switching for the low-speed sideband signals for DisplayPort that are transmitted over the SBU lines on the USB-C connector. These signals are connected to the AUX+ and AUX– pins. The switch is required to route the signals to the right locations if the USB-C connector is flipped. The SBU pins are 6V tolerant.

6.3.3 GPIO and I²C Control Modes

The TMUXHS4446-Q1 can toggle between GPIO and I²C control modes through the MODE0 pin being driven high or low. When set to GPIO mode (MODE0 = low), the CONF[2:0] pins are driven either high or low to set the switch configurations. When set to I²C mode (MODE0 = high), an external I²C controller (for example, a PD controller) writes into the TMUXHS4446-Q1 register bits through the SDA and SCL pins to set mux configurations and device control.

The MODE1 pin is used to control the logic level of the I²C data. If MODE1 is high, then the logic level is 3.3V and 1.8V if MODE1 is low.

6.4 Device Functional Modes

This section describes how to configure the TMUXHS4446-Q1 control pins to configure device modes and mux configurations.

Table 6-1 shows how MODE0 and MODE1 pins are used to set device control configuration modes.

Table 6-1. Control Mode Configuration

Control Mode	MODE0	MODE1
GPIO/Pin Control Mode	0	X
I ² C (1.8V logic)	1	0
I ² C (3.3V logic)	1	1

Table 6-2 shows I2C Register sets. A1 and A0 (Byte 1, bits 2 and 1) are set by pins 35 and 14. CONF[2-0] (Byte 3, bits 2-0) sets the device configurations in I²C mode.

Table 6-2. I²C Control

Byte # & Description	Register Bits							
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Byte 1, I ² C Secondary Target address	1	0	1	0	1	A1	A0	0/1 (W/R)
Byte 2, Device ID (read only)	0	0	0	0	0	0	0	0
Byte 3, Selection control (read/write)	0	0	0	0	0	CONF[2]	CONF[1]	CONF[0]

Table 6-3 shows how CONF[2:0] pins in GPIO mode and registers Byte 3, bits 2-0 (CONF[2:0]) as shown in Table 6-2 sets mux configurations in source applications.

Table 6-3. High-Speed and Low-Speed Channel Mapping for Source Applications

System-Side Channel	Connector-Side Channel Connected To System-Side Channel							
	Open (powered down)	Open (powered on)	USB-C USB 3.x		DP Alt Mode Receptacle DFP Pin Assignment (Source)			
			USB SS only	USB SS only Flip	C, E 4 Ln DP	C, E Flip 4 Ln DP	D2 Ln DP + USB SS	D Flip 2 Ln DP + USB SS
			CONF[2:0] = 000	CONF[2:0] = 001	CONF[2:0] = 100	CONF[2:0] = 101	CONF[2:0] = 010	CONF[2:0] = 011
SSTX	X	X	CTX1	CTX2	X	X	CTX1	CTX2
SSRX	X	X	CRX1	CRX2	X	X	CRX1	CRX2
DP0	X	X	X	X	CRX2	CRX1	CRX2	CRX1
DP1	X	X	X	X	CTX2	CTX1	CTX2	CTX1
DP2	X	X	X	X	CTX1	CTX2	X	X
DP3	X	X	X	X	CRX1	CRX2	X	X
AUX+	X	X	X	X	SBU1	SBU2	SBU1	SBU2
AUX-	X	X	X	X	SBU2	SBU1	SBU2	SBU1

Figure 6-1 shows a pictorial view of the TMUXHS4446-Q1 mux configurations for a source application based on Table 6-3. In this illustration all signals are differential with both positive and negative pins, but shown as single for brevity.




Figure 6-1. TMUXHS4446-Q1 Signal Flow Diagrams in Different Configurations for Source Applications

The sink side signal flow can also be constructed based on [Table 6-4](#).

Table 6-4. High-Speed and Low-Speed Channel Mapping for Sink Applications

System-Side Channel	Connector-Side Channel Connected To System-Side Channel							
	Open (powered down)	Open (powered on)	USB-C USB 3.x		DP Alt Mode Receptacle UFP Pin Assignment (Sink)			
			USB SS only	USB SS only Flip	C4 Ln DP	C Flip 4 Ln DP	D2 Ln DP + USB SS	D Flip 2 Ln DP + USB SS
	CONF[2:0] = 000	CONF[2:0] = 001	CONF[2:0] = 100	CONF[2:0] = 101	CONF[2:0] = 010	CONF[2:0] = 011	CONF[2:0] = 110	CONF[2:0] = 111
SSTX	X	X	CTX1	CTX2	X	X	CTX1	CTX2
SSRX	X	X	CRX1	CRX2	X	X	CRX1	CRX2
DP0	X	X	X	X	CTX2	CTX1	CTX2	CTX1
DP1	X	X	X	X	CRX2	CRX1	CRX2	CRX1
DP2	X	X	X	X	CRX1	CRX2	X	X
DP3	X	X	X	X	CTX1	CTX2	X	X
AUX+	X	X	X	X	SBU2	SBU1	SBU2	SBU1
AUX-	X	X	X	X	SBU1	SBU2	SBU1	SBU2

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The TMUXHS4446-Q1 crosspoint switch (Xbar) enables routing for USB 3.2 and DisplayPort 2.1 signals through USB type C ports. In automotive applications, this allows customers to use Apple CarPlay™ and Android Auto™ in the USB-PD modules throughout the vehicle. The device supports one lane of USB 3.2 Gen2 and two channels of DP2.1 UHBR10, or 4 channels of DP 2.1 UHBR10, while the AUX $\pm$ channels switch the USB sideband pins (SBU1/2).

7.2 Typical Application

Figure 7-1 shows a block diagram for a USB Alt Mode application in the infotainment system of the car.




Figure 7-1. TMUXHS4446-Q1 USB Alt Mode Typical Application

7.2.1 Design Requirements

For this design example, use the parameters shown in [Table 7-1](#).

Table 7-1. Design Parameters



PARAMETER	VALUE
Supply voltage, V_{CC}	3.3V
AC coupling capacitors for TX pins on USB-C connector side, C_{TX}	220nF
I ² C pullup resistor, R_{I2C}	2k Ω
I ² C pullup voltage, V_{I2C}	3.3V
DP Auxiliary channel pullup voltage, DP_PWR	3.3V
DP Auxiliary channel coupling capacitor, C_{AUX}	100nF

7.2.2 Detailed Design Procedure

During implementation of a USB Type-C with DP alternate mode, the AC coupling capacitors must be placed carefully. Note TMUXHS4446-Q1 supports a V_{cm} range, not exceeding the typical range of 0 – 1.8V. Note the AC caps are used only on TX pins on both source and sink ends. However, if there is an application where such V_{cm} range is not assured, TI recommends to make changes on AC coupling capacitor placements. Additional optional AC coupling capacitors are used for RX pins.

7.2.3 Application Curves

[Figure 7-2](#) through [Figure 7-3](#) illustrate DisplayPort 1.4 Tx compliance results at HBR3 8.1Gbps. Eye diagrams (in scope, no cable model) are compared from the baseline setup and from the same setup plus TMUXHS4446-Q1 board. The diagrams are for lane 0. Other lanes also result in to similar eye diagrams. Jitter degradation through TMUXHS4446-Q1 is minimal.



[Figure 7-4](#) through [Figure 7-5](#) illustrate USB 3.x Gen2 Tx compliance results at 10Gbps. Eye diagrams (in scope, near end) are compared from the baseline setup and from the same setup plus TMUXHS4446-Q1 board. The diagrams are for lane 0. Other lanes also result in to similar eye diagrams. Jitter degradation through TMUXHS4446-Q1 is minimal.




Figure 7-4. 10Gbps USB Compliance Eye Diagram - Baseline Setup (no DUT)




Figure 7-5. 10Gbps USB Compliance Eye Diagram - with TMUXHS4446-Q1

7.3 Power Supply Recommendations

The TMUXHS4446-Q1 does not require a power supply sequence. However, TI recommends that the device is powered on after device supply V_{CC} is stable and in specification. TI also recommends to place ample decoupling capacitors at the device V_{CC} near the pins.

7.4 Layout

7.4.1 Layout Guidelines

On a high-K board, TI always recommends to solder the PowerPAD™ integrated circuit package onto the thermal land. A thermal land is the area of solder-tinned-copper underneath the Power-pad package. On a high-K board, the TMUXHS4446-Q1 can operate over the full temperature range by soldering the Power-pad onto the thermal land without vias.

For high speed layout guidelines refer to the [High-Speed Layout Guidelines for Signal Conditioners and USB Hubs application note](#).

On a low-K board, use a 1-oz Cu trace to connect the GND pins to the thermal land for the device to operate across the temperature range. A general PCB design guide for Power-pad packages is provided in the [Power-pad Thermally-Enhanced Package application note](#).

7.4.2 Layout Example




Figure 7-6. TMUXHS4446-Q1 Layout Example

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [High-Speed Layout Guidelines for Signal Conditioners and USB Hubs application note](#)
- Texas Instruments, [PowerPAD™ Thermally Enhanced Package application note](#)

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

8.4 Trademarks

Apple CarPlay™ is a trademark of Apple Inc.

Android Auto™ is a trademark of Google Inc.

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
June 2026	*	Initial Release

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION


Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
PTMUXHS4446RETRQ1	Active	Preproduction	WQFN (RET) 40	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	

- (1) **Status:** For more details on status, see our [product life cycle](#).
- (2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.
- (4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RET0040A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4229203/A 11/2022

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RET0040A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 15X

EXPOSED PAD 41
76% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4229203/A 11/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025