
- Low $r_{DS(on)} \dots 0.09 \Omega$ Typ at $V_{GS} = -10 \text{ V}$
- 3 V Compatible
- Requires No External V_{CC}
- **TTL and CMOS Compatible Inputs**
- $V_{GS(th)} = -1.5 \text{ V Max}$
- Available in Ultrathin TSSOP Package (PW)
- ESD Protection Up to 2 kV per MIL-STD-883C, Method 3015


description


The TPS1101 is a single, low-r_{DS(on)}, P-channel, enhancement-mode MOSFET. The device has been optimized for 3-V or 5-V power distribution in battery-powered systems by means of the Texas Instruments LinBiCMOS™ process. With a maximum V_{GS(th)} of -1.5 V and an I_{DSS} of only 0.5 μA, the TPS1101 is the ideal high-side switch for low-voltage, portable battery-management systems where maximizing battery life is a primary concern. The low r_{DS(on)} and excellent ac characteristics (rise time 5.5 ns typical) of the TPS1101 make it the logical choice for low-voltage switching applications such as power switches for pulse-width-modulated (PWM) controllers or motor/bridge drivers.

The ultrathin thin shrink small-outline package or TSSOP (PW) version fits in height-restricted places where other P-channel MOSFETs cannot. The size advantage is especially important where board height restrictions do not allow for an small-outline integrated circuit (SOIC) package. Such applications include notebook computers, personal digital assistants (PDAs), cellular



D PACKAGE





NC - No internal connection

telephones, and PCMCIA cards. For existing designs, the D-packaged version has a pinout common with other P-channel MOSFETs in SOIC packages.

AVAILABLE OPTIONS

ľ		PACKAGED	DEVICES†	CHIP FORM		
	ТЈ	SMALL OUTLINE (D)	TSSOP (PW)	(Y)		
	-40°C to 150°C	TPS1101D	TPS1101PWLE	TPS1101Y		


[†]The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS1101DR). The PW package is only available left-end taped and reeled (indicated by the LE suffix on the device type; e.g., TPS1101PWLE). The chip form is tested at 25°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS is a trademark of Texas Instruments Incorporated


schematic



NOTE A: For all applications, all source terminals should be connected and all drain terminals should be connected.

TPS1101Y chip information

This chip, when properly assembled, displays characteristics similar to the TPS1101. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.





SLVS079C - DECEMBER 1993 - REVISED AUGUST 1995

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

					UNIT		
Drain-to-source voltage, V _{DS}				- 15	V		
Gate-to-source voltage, VGS				2 or – 15	V		
		Danakasa	T _A = 25°C	±0.62			
	V _{GS} = -2.7 V	D package	T _A = 125°C	±0.39			
	VGS = -2.7 V	PW package	T _A = 25°C	±0.61			
		P vv package	T _A = 125°C	±0.38			
	VGS = -3 V	D package	T _A = 25°C	±0.88			
		D раскаде	T _A = 125°C	±0.47			
		PW package	T _A = 25°C	±0.86			
Continuous drain current (T _J = 150°C), I _D ‡			T _A = 125°C	±0.45	Δ.		
	V _{GS} = -4.5 V	D package	T _A = 25°C	±1.52	A		
			T _A = 125°C	±0.71			
		PW package	T _A = 25°C	±1.44			
			T _A = 125°C	±0.67			
		D package	T _A = 25°C	±2.30			
	V00 - 10 V		T _A = 125°C	±1.04			
	VGS = -10 V	DW package	T _A = 25°C	±2.18			
		F vv package	T _A = 125°C	±0.98			
Pulsed drain current, ID [‡]		T _A = 25°C	±10	Α			
$V_{GS} = -4.5 \text{ V} $ $V_{GS} = -4.5 \text{ V} $ $V_{GS} = -10 \text{ V}$					Α		
Storage temperature range, T _{Stg}		· ·		-55 to 150	15 V 62 39 61 38 38 38 47 36 45 45 45 67 30 04 18 98 10 A .1 A .150 °C .150 °C .125 °C		
, and the second							
Operating free-air temperature range, T _A –40 to 125							
Lead temperature 1,6 mm (1/16 inch) from c	260	°C					

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR [‡] ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING	
D	791 mW	6.33 mW/°C	506 mW	411 mW	158 mW	
PW	710 mW	5.68 mW/°C	454 mW	369 mW	142 mW	

[‡] Maximum values are calculated using a derating factor based on $R_{\theta JA} = 158^{\circ}\text{C/W}$ for the D package and $R_{\theta JA} = 176^{\circ}\text{C/W}$ for the PW package. These devices are mounted on an FR4 board with no special thermal considerations.



[‡] Maximum values are calculated using a derating factor based on R_{θJA} = 158°C/W for the D package and R_{θJA} = 176°C/W for the PW package. These devices are mounted on an FR4 board with no special thermal considerations.

TPS1101, TPS1101Y SINGLE P-CHANNEL ENHANCEMENT-MODE MOSFETS

SLVS079C - DECEMBER 1993 - REVISED AUGUST 1995

electrical characteristics at $T_J = 25^{\circ}C$ (unless otherwise noted)

static

	PARAMETER	TES	T CONDITION	NC.		TPS1101		TI	PS1101Y	1	UNIT
	FARAIVIE I ER	l les	CONDITIO	งอ	MIN	TYP	MAX	MIN	TYP	MAX	UNII
V _{GS(th)}	Gate-to-source threshold voltage	V _{DS} = V _{GS} ,	/ _{GS} , I _D = -250 μA		-1	-1.25	-1.5		-1.25		V
V _{SD}	Source-to-drain voltage (diode-forward voltage)†	I _S = -1 A,	A, V _{GS} = 0 V			-1.04			-1.04		V
IGSS	Reverse gate current, drain short circuited to source	V _{DS} = 0 V,	V _{GS} = -12 V				±100				nA
Inno	Zero-gate-voltage drain	V _{DS} = -12 V,	\/aa - 0.\/	T _J = 25°C			-0.5				μА
IDSS	current	VDS = -12 V,	VGS - 0 V	T _J = 125°C			-10				μΑ
		$V_{GS} = -10 \text{ V}$	$I_D = -2.5 A$			90			90		
	Static drain-to-source	$V_{GS} = -4.5 \text{ V}$	$I_D = -1.5 A$			134	190		134		mΩ
rDS(on)	on-state resistance†	$V_{GS} = -3 V$	I- 0.5 A			198	310		198		11122
		$V_{GS} = -3 \text{ V}$ $V_{GS} = -2.7 \text{ V}$	ID = -0.5 A			232	400		232		
9fs	Forward transconductance†	$V_{DS} = -10 \text{ V},$				4.3			4.3		S

[†] Pulse test: pulse duration ≤ 300 μs, duty cycle ≤ 2%

dynamic

<u>,</u>									
	PARAMETER		TEST CONDITIONS		TPS11	01, TPS	1101Y	UNIT	
	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	ONIT	
Qg	Total gate charge					11.25			
Qgs	Gate-to-source charge	$V_{DS} = -10 \text{ V},$	$V_{GS} = -10 V$,	$I_{D} = -1 A$		1.5		nC	
Q _{gd}	Gate-to-drain charge	1				2.6			
td(on)	Turn-on delay time					6.5		ns	
td(off)	Turn-off delay time	$V_{DD} = -10 \text{ V},$	$R_L = 10 \Omega$,	$I_{D} = -1 A$,		19		ns	
t _r	Rise time	$R_G = 6 \Omega$,	See Figures 1 and 2	_		5.5			
t _f	Fall time]				13		ns	
trr(SD)	Source-to-drain reverse recovery time	I _F = 5.3 A,	di/dt = 100 A/μs			16			

PARAMETER MEASUREMENT INFORMATION




Figure 1. Switching-Time Test Circuit


Figure 2. Switching-Time Waveforms

TYPICAL CHARACTERISTICS

Table of Graphs

		FIGURE
Drain current	vs Drain-to-source voltage	3
Drain current	vs Gate-to-source voltage	4
Static drain-to-source on-state resistance	vs Drain current	5
Capacitance	vs Drain-to-source voltage	6
Static drain-to-source on-state resistance (normalized)	vs Junction temperature	7
Source-to-drain diode current	vs Source-to-drain voltage	8
Static drain-to-source on-state resistance	vs Gate-to-source voltage	9
Gate-to-source threshold voltage	vs Junction temperature	10
Gate-to-source voltage	vs Gate charge	11

TYPICAL CHARACTERISTICS




DRAIN CURRENT GATE-TO-SOURCE VOLTAGE - 10 $V_{DS} = -10 \text{ V}$ T_J = 25°C -8 $T_J = -40^{\circ}C$ TJ = 150°C - 6 - 4 - 2 0 -2 - 5 V_{GS} – Gate-to-Source Voltage – V Figure 4

DRAIN CURRENT 0.5 T_J = 25°C ^r DS(on) - Static Drain-to-Source On-State 0.4 Resistance – Ω 0.3 $V_{GS} = -2.7 V$ 0.2 $V_{GS} = -3 V$ $V_{GS} = -4.5 V$ 0.1 $V_{GS} = -10 V$ 0 - 0.1 I_D – Drain Current – A

Figure 5

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE







Figure 6

TYPICAL CHARACTERISTICS


STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE (NORMALIZED)

JUNCTION TEMPERATURE




SOURCE-TO-DRAIN DIODE CURRENT vs

vs SOURCE-TO-DRAIN VOLTAGE



STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE

VS



GATE-TO-SOURCE THRESHOLD VOLTAGE

VS




Figure 10

TYPICAL CHARACTERISTICS

GATE-TO-SOURCE VOLTAGE vs GATE CHARGE





Figure 11

THERMAL INFORMATION

DRAIN CURRENT vs **DRAIN-TO-SOURCE VOLTAGE** - 100 Single Pulse See Note A -10 0.001 s I_D – Drain Current – A 0.01 s 0.1 s1 s 10 s - 0.1 DC T_J = 150°C TA = 25°C -0.01- 0.1 - 10 - 100 V_{DS} - Drain-to-Source Voltage - V NOTE A: Values are for the D package and are

FR4-board-mounted only.

Figure 12



NOTE A: Values are for the D package and are FR4-board-mounted only.

Figure 13

APPLICATION INFORMATION




Figure 14. Notebook Load Management




Figure 15. Cellular Phone Output Drive

www.ti.com

11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS1101D	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-	1101
TPS1101D.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	See TPS1101D	1101
TPS1101DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	1101
TPS1101DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	See TPS1101DR	1101
TPS1101PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	PS1101
TPS1101PWR.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	See TPS1101PWR	PS1101
TPS1101PWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	See TPS1101PWR	PS1101

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




PACKAGE OPTION ADDENDUM


www.ti.com 11-Nov-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width						
В0	Dimension designed to accommodate the component length						
K0	Dimension designed to accommodate the component thickness						
W	Overall width of the carrier tape						
P1	Pitch between successive cavity centers						

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

	Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TPS1101DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
L	TPS1101PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS1101DR	SOIC	D	8	2500	340.5	338.1	20.6
TPS1101PWR	TSSOP	PW	16	2000	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS1101D	D	SOIC	8	75	507	8	3940	4.32
TPS1101D.A	D	SOIC	8	75	507	8	3940	4.32

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025