



3.0-A ULTRA-LDO WITH PROGRAMMABLE SOFT-START

Check for Samples: TPS74401-EP

FEATURES

- Soft-Start (SS) Pin Provides a Linear Startup with Ramp Time Set by External Capacitor
- 1% Accuracy Over Line, Load, and **Temperature**
- Supports Input Voltages as Low as 0.9 V with **External Bias Supply**
- Adjustable Output (0.8 V to 3.6 V)
- Ultra-Low Dropout: 115 mV at 3.0 A (typ)
- Stable with Any or No Output Capacitor
- **Excellent Transient Response**
- Available in 5 mm × 5 mm × 1 mm QFN **Package**
- **Active High Enable**


SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- **Controlled Baseline**
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (-55°C/125°C) Temperature Ranges⁽¹⁾
- **Extended Product Life Cycle**
- **Extended Product-Change Notification**
- **Product Traceability**
- (1) Custom temperature ranges available

APPLICATIONS

- **FPGA Applications**
- **DSP Core and I/O Voltages**
- **Post-Regulation Applications**
- Applications with Special Start-Up Time or **Sequencing Requirements**
- **Hot-Swap and Inrush Controls**

ADJUSTABLE VOLTAGE VERSION



FIXED VOLTAGE VERSION




Figure 1. Typical Application Circuit





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DESCRIPTION

The TPS74401 low-dropout (LDO) linear regulator provides an easy-to-use robust power management solution for a wide variety of applications. User-programmable soft-start minimizes stress on the input power source by reducing capacitive inrush current on start-up. The soft-start is monotonic and well-suited for powering many different types of processors and ASICs. The enable input and power-good output allow easy sequencing with external regulators. This complete flexibility permits the user to configure a solution that will meet the sequencing requirements of FPGAs, DSPs, and other applications with specific start-up requirements.

A precision reference and error amplifier deliver 1% accuracy over load, line, temperature, and process. Each LDO is stable with low-cost ceramic output capacitors and the device is fully specified from –55°C to 125°C.




Figure 2. Turn-On Response

Table 1. ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING		
–55°C to 125°C	QFN (RGW) Reel of 3000		TPS74401MRGWREP	TPS74401EP		

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

www.ti.com

ABSOLUTE MAXIMUM RATINGS(1)

At $T_J = -55$ °C to +125°C, unless otherwise noted. All voltages are with respect to GND.

		· · · · · · · · · · · · · · · · · · ·	UNIT
V _{IN} , V _{BIAS}	Input voltage range	-0.3 to +6	V
V _{EN}	Enable voltage range	-0.3 to +6	V
V_{PG}	Power-good voltage range	-0.3 to +6	V
I _{PG}	PG sink current	0 to +1.5	mA
V _{SS}	SS pin voltage range	-0.3 to +6	V
V _{FB}	Feedback pin voltage range	-0.3 to +6	V
V _{OUT}	Output voltage range	-0.3 to V _{IN} + 0.3	V
I _{OUT}	Maximum output current	Internally limited	
	Output short circuit duration	Indefinite	
T_J	Operating junction temperature range	-55 to +125	°C
T _{STG}	Storage junction temperature range	-65 to +150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

	THERMAL METRIC (1)(2)		LIMITO
	THERMAL METRIC***	RGW (20 PINS)	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	36.3	
θ_{JCtop}	Junction-to-case (top) thermal resistance	34.3	
θ_{JB}	Junction-to-board thermal resistance	10.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	*C/VV
ΨЈВ	Junction-to-board characterization parameter	11.9	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	2.4	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.



ELECTRICAL CHARACTERISTICS

At V_{EN} = 1.1 V, V_{IN} = V_{OUT} + 0.3 V, C_{IN} = C_{BIAS} = 0.1 μ F, C_{OUT} = 10 μ F, I_{OUT} = 50 mA, V_{BIAS} = 5.0 V, and T_J = -55°C to +125°C, unless otherwise noted. Typical values are at T_J = +25°C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
V _{IN}	Input voltage range		$V_{OUT} + V_{DO}$		5.5	V		
V _{BIAS}	Bias pin voltage range		2.375		5.25	V		
V _{REF}	Internal reference (Adj.)		0.792		0.808	V		
	Output voltage range	V _{IN} = 5 V, I _{OUT} = 1.5 A, V _{BIAS} = 5 V	V _{REF}		3.6	V		
V _{OUT} Accuracy ⁽¹⁾		$2.97 \text{ V} \le \text{V}_{\text{BIAS}} \le 5.25 \text{ V},$ 50 mA $\le \text{I}_{\text{OUT}} \le 3.0 \text{ A}$	-1	±0.2	+1	%		
V _{OUT} /V _{IN}	Line regulation	$V_{OUT (NOM)} + 0.3 \le V_{IN} \le 5.5 \text{ V}$		0.0005	0.05	%/V		
	Load regulation	0mA ≤ I _{OUT} ≤ 50 mA		0.013		%/mA		
V _{OUT} /I _{OUT}	Load regulation	50 mA ≤ I _{OUT} ≤ 3.0 A		0.03		%/A		
\	V _{IN} dropout voltage ⁽²⁾	I _{OUT} = 3.0 A, V _{BIAS} – V _{OUT (NOM)} ≥ 1.62 V		120	195	mV		
V_{DO}	V _{BIAS} dropout voltage ⁽²⁾	I _{OUT} = 3.0 A, V _{IN} = V _{BIAS}			1.62	V		
I _{CL}	Current limit	V _{OUT} = 80% × V _{OUT} (NOM)	3.7		6.0	Α		
I _{BIAS}	Bias pin current	I _{OUT} = 0 mA to 3.0 A		2	4	mA		
I _{SHDN}	Shutdown supply current (V _{IN})	V _{EN} ≤ 0.4 V		0.4	1	μА		
I _{FB}	Feedback pin current ⁽³⁾	I _{OUT} = 50 mA to 3.0 A	-250	95	250	nA		
PSRR ⁽⁴⁾	Power-supply rejection	1 kHz, I _{OUT} = 1.5 A, V _{IN} = 1.8 V, V _{OUT} = 1.5 V		73				
	(V _{IN} to V _{OUT})	800 kHz, I _{OUT} = 1.5 A, V _{IN} = 1.8 V, V _{OUT} = 1.5 V		42		dB		
	Power-supply rejection	1 kHz, I _{OUT} = 1.5 A, V _{IN} = 1.8 V, V _{OUT} = 1.5 V		62	dE			
	(V _{BIAS} to V _{OUT})	800 kHz, I _{OUT} = 1.5 A, V _{IN} = 1.8 V, V _{OUT} = 1.5 V		50		dB		
Noise	Output noise voltage	100 Hz to 100 kHz, I_{OUT} = 1.5 A, C_{SS} = 0.001 μF		16 × V _{OUT}		μV _{RMS}		
V_{TRAN}	%V _{OUT} droop during load transient	I_{OUT} = 100 mA to 3.0 A at 1 A/µs, C_{OUT} = 0 µF		4		%V _{OUT}		
t _{STR}	Minimum startup time	I _{OUT} = 1.5 A, C _{SS} = open		100		μS		
I _{SS}	Soft-start charging current	V _{SS} = 0.4 V	0.5	0.73	1	μΑ		
V _{EN, HI}	Enable input high level		1.1		5.5	V		
V _{EN, LO}	Enable input low level		0		0.4	V		
V _{EN, HYS}	Enable pin hysteresis			50		mV		
V _{EN, DG}	Enable pin deglitch time			20		μS		
I _{EN}	Enable pin current	V _{EN} = 5 V		0.1	1	μΑ		
V _{IT}	PG trip threshold	V _{OUT} decreasing	86	90	93.5	%V _{OUT}		
V _{HYS}	PG trip hysteresis			3		%V _{OUT}		
V _{PG, LO}	PG output low voltage	I _{PG} = 1 mA (sinking), V _{OUT} < V _{IT}			0.3	V		
I _{PG, LKG}	PG leakage current	V _{PG} = 5.25 V, V _{OUT} > V _{IT}		0.03	1	μА		
TJ	Operating junction temperature		-55		+125	°C		
т	Thermal shutdown	Shutdown, temperature increasing		+155		۰٫۰		
T_{SD}	temperature	Reset, temperature decreasing		+140		°C		

Adjustable devices tested at 0.8 V; external resistor tolerance is not taken into account.

⁽²⁾ Dropout is defined as the voltage from the input to V_{OUT} when V_{OUT} is 2% below nominal.

I_{FB} current flow is out of the device.

See Figure 10 to Figure 13 for PSRR at different conditions.



BLOCK DIAGRAM




Table 2. Standard 1% Resistor Values for Programming the Output Voltage⁽¹⁾

R ₁ (kΩ)	R ₂ (kΩ)	V _{OUT} (V)
Short	Open	0.8
0.619	4.99	0.9
1.13	4.53	1.0
1.37	4.42	1.05
1.87	4.99	1.1
2.49	4.99	1.2
4.12	4.75	1.5
3.57	2.87	1.8
3.57	1.69	2.5
3.57	1.15	3.3

⁽¹⁾ $V_{OUT} = 0.8 \times (1 + R_1/R_2)$


Table 3. Standard Capacitor Values for Programming the Soft-Start Time⁽¹⁾

C _{SS}	SOFT-START TIME
Open	0.1 ms
470 pF	0.5 ms
1000 pF	1 ms
4700 pF	5 ms
0.01 μF	10 ms
0.015 μF	16 ms

⁽¹⁾ $t_{SS}(s) = 0.8 \times C_{SS}(F)/7.3 \times 10^{-7}$

Copyright © 2010, Texas Instruments Incorporated






PIN DESCRIPTIONS


NAME	NO.	DESCRIPTION
IN	5–8	Unregulated input to the device.
EN	11	Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode. This pin must not be left floating.
SS	15	Soft-Start pin. A capacitor connected on this pin to ground sets the start-up time. If this pin is left floating, the regulator output soft-start ramp time is typically $100\mu s$.
BIAS	10	Bias input voltage for error amplifier, reference, and internal control circuits.
PG	9	Power-Good (PG) is an open-drain, active-high output that indicates the status of $V_{OUT}.$ When V_{OUT} exceeds the PG trip threshold, the PG pin goes into a high-impedance state. When V_{OUT} is below this threshold the pin is driven to a low-impedance state. A pull-up resistor from $10k\Omega$ to $1M\Omega$ should be connected from this pin to a supply up to 5.5V. The supply can be higher than the input voltage. Alternatively, the PG pin can be left floating if output monitoring is not necessary.
FB	16	This pin is the feedback connection to the center tap of an external resistor divider network that sets the output voltage. This pin must not be left floating.
OUT	1, 18–20	Regulated output voltage. No capacitor is required on this pin for stability.
NC	2–4, 13, 14, 17	No connection. This pin can be left floating or connected to GND to allow better thermal contact to the top-side plane.
GND	12	Ground
PAD/TAB		Should be soldered to the ground plane for increased thermal performance.




TYPICAL CHARACTERISTICS

At $T_J = +25^{\circ}C$, $V_{OUT} = 1.5$ V, $V_{IN} = V_{OUT(TYP)} + 0.3$ V, $V_{BIAS} = 3.3$ V, $I_{OUT} = 50$ mA, $C_{IN} = 1$ μ F, $C_{BIAS} = 1$ μ F, $C_{SS} = 0.01$ μ F, and $C_{OUT} = 10$ μ F, unless otherwise noted.











Figure 5.








Figure 8.



At T_J = +25°C, V_{OUT} = 1.5 V, V_{IN} = $V_{OUT(TYP)}$ + 0.3 V, V_{BIAS} = 3.3 V, I_{OUT} = 50 mA, C_{IN} = 1 μ F, C_{BIAS} = 1 μ F, C_{SS} = 0.01 μ F, and C_{OUT} = 10 μ F, unless otherwise noted.






Figure 9.




Figure 10.






Figure 11.




Figure 12.

V_{IN} PSRR vs FREQUENCY




Figure 13.






Figure 14.



At T $_J$ = +25°C, V $_{OUT}$ = 1.5 V, V $_{IN}$ = V $_{OUT(TYP)}$ + 0.3 V, V $_{BIAS}$ = 3.3 V, I $_{OUT}$ = 50 mA, C $_{IN}$ = 1 μF , C $_{BIAS}$ = 1 μF , C $_{SS}$ = 0.01 μF , and C $_{OUT}$ = 10 μF , unless otherwise noted.




NOISE SPECTRAL DENSITY



Frequency (Hz) **Figure 15.**

Figure 16.







Figure 17.

Figure 18.



Copyright © 2010, Texas Instruments Incorporated



At T_J = +25°C, V_{OUT} = 1.5 V, V_{IN} = V_{OUT(TYP)} + 0.3 V, V_{BIAS} = 3.3 V, I_{OUT} = 50 mA, C_{IN} = 1 μ F, C_{BIAS} = 1 μ F, C_{SS} = 0.01 μ F, and C_{OUT} = 10 μ F, unless otherwise noted.

SOFT-START CHARGING CURRENT (I_{SS}) vs TEMPERATURE




Figure 20.




Figure 21.



At T $_J$ = +25°C, V $_{OUT}$ = 1.5 V, V $_{IN}$ = V $_{OUT(TYP)}$ + 0.3 V, V $_{BIAS}$ = 3.3 V, I $_{OUT}$ = 50 mA, C $_{IN}$ = 1 μF , C $_{BIAS}$ = 1 μF , C $_{SS}$ = 0.01 μF , and C $_{OUT}$ = 10 μF , unless otherwise noted.




Figure 22.





Figure 23.



Time (50 μ s/div) Figure 24.




Figure 25.




Figure 26.




Figure 27.



APPLICATION INFORMATION

The TPS74401 belongs to a family of new generation ultra-low dropout regulators that feature soft-start and tracking capabilities. These regulators use a low current bias input to power all internal control circuitry, allowing the NMOS pass transistor to regulate very low input and output voltages.

The use of an NMOS-pass FET offers several critical advantages for many applications. Unlike a PMOS topology device, the output capacitor has little effect on loop stability. This architecture allows the TPS74401 to be stable with any or even no output capacitor. Transient response is also superior to PMOS topologies, particularly for low $V_{\rm IN}$ applications.

The TPS74401 features programmable, а voltage-controlled soft-start circuit that provides a smooth, monotonic start-up and limits startup inrush currents that may be caused by large capacitive loads. A power-good (PG) output is available to allow supply monitoring and sequencing of other supplies. An enable (EN) pin with hysteresis and deglitch allows slow-ramping signals to be used for sequencing the device. The low V_{IN} and V_{OUT} capability allows for inexpensive, easy-to-design, and efficient linear regulation between the multiple supply voltages often present in processor intensive systems.

Figure 28 illustrates a typical application circuit for the TPS74401 adjustable output device.

 R_1 and R_2 can be calculated for any output voltage using the formula shown in Figure 28. Refer to Table 2 for sample resistor values of common output voltages. In order to achieve the maximum accuracy specifications, R_2 should be $\leq 4.99~k\Omega$.




Figure 28. Typical Application Circuit for the TPS74401 (Adjustable)

INPUT, OUTPUT, AND BIAS CAPACITOR REQUIREMENTS

The device does not require any output capacitor for stability. If an output capacitor is needed, the device is designed to be stable for all available types and values of output capacitance. The device is also stable with multiple capacitors in parallel, of any type or value.

The capacitance required on the IN and BIAS pins strongly depends on the input supply source impedance. To counteract any inductance in the input, the minimum recommended capacitor for V_{IN} and V_{BIAS} is 1 μF . If V_{IN} and V_{BIAS} are connected to the same supply, the recommended minimum capacitor for V_{BIAS} is 4.7 μF . Good quality, low ESR capacitors should be used on the input; ceramic X5R and X7R capacitors are preferred. These capacitors should be placed as close the pins as possible for optimum performance.

TRANSIENT RESPONSE

The TPS74401 was designed to have transient response within 5% for most applications without any output capacitor. In some cases, the transient response may be limited by the transient response of the input supply. This limitation is especially true in applications where the difference between the input and output is less than 300 mV. In this case, adding additional input capacitance improves the transient response much more than just adding additional output capacitance. With a solid input supply, adding additional output capacitance reduces undershoot and overshoot during a transient at the expense of a slightly longer V_{OUT} recovery time. Refer to Figure 22 in the Typical Characteristics section. Since the TPS74401 is stable without an output capacitor, many applications may allow for little or no capacitance at the LDO output. For these applications, local bypass capacitance for the device under power may be sufficient to meet the transient requirements of the application. This design reduces the total solution cost by avoiding the need to use expensive high-value capacitors at the LDO output.

www.ti.com

DROPOUT VOLTAGE

The TPS74401 offers industry-leading dropout performance, making it well-suited for high-current low $V_{\text{IN}}/\text{low}\ V_{\text{OUT}}$ applications. The extremely low dropout of the TPS74401 allows the device to be used in place of a DC/DC converter and still achieve good efficiencies. This efficiency allows users to rethink the power architecture for their applications to achieve the smallest, simplest, and lowest cost solution.

There are two different specifications for dropout voltage with the TPS74401. The first specification (see Figure 29) is referred to as V_{IN} Dropout and is for users that wish to apply an external bias voltage to achieve low dropout. This specification assumes that V_{BIAS} is at least 1.62 V above V_{OUT} , which is the case for V_{BIAS} when powered by a 3.3-V rail with 5% tolerance and with V_{OUT} = 1.5V. If V_{BIAS} is higher than 3.3 V × 0.95 or V_{OUT} is less than 1.5 V, V_{IN} dropout is less than specified.




Figure 29. Typical Application of the TPS74401 Using an Auxiliary Bias Rail

The second specification (see Figure 30) is referred to as V_{BIAS} *Dropout* and is for users that wish to tie IN and BIAS together. This option allows the device to be used in applications where an auxiliary bias voltage is not available or low dropout is not required. Dropout is limited by BIAS in these applications because V_{BIAS} provides the gate drive to the pass FET and therefore must be 1.62 V above V_{OUT} . Because of this usage, IN and BIAS tied together easily consume huge power. Pay attention not to exceed the power rating of the IC package.




Figure 30. Typical Application of the TPS74401 Without an Auxiliary Bias

PROGRAMMABLE SOFT-START

The TPS74401 features a programmable, monotonic, voltage-controlled soft-start that is set with an external capacitor (C_{SS}). This feature is important for many applications because it eliminates power-up initialization problems when powering FPGAs, DSPs, or other processors. The controlled voltage ramp of the output also reduces peak inrush current during start-up, minimizing start-up transients to the input power bus.

To achieve a linear and monotonic soft-start, the TPS74401 error amplifier tracks the voltage ramp of the external soft-start capacitor until the voltage exceeds the internal reference. The soft-start ramp time depends on the soft-start charging current (I_{SS}), the soft-start capacitance (C_{SS}), and the internal reference voltage (V_{REF}), and can be calculated using Equation 1:

$$t_{SS} = \frac{(V_{REF} \times C_{SS})}{I_{SS}}$$
 (1)

If large output capacitors are used, the device current limit (I_{CL}) and the output capacitor may set the start-up time. In this case, the start-up time is given by Equation 2:

$$t_{SSCL} = \frac{\left(V_{OUT(NOM)} \times C_{OUT}\right)}{I_{CL(MIN)}}$$
 (2)

 $V_{\text{OUT}(\text{NOM})}$ is the nominal set output voltage as set by the user, C_{OUT} is the output capacitance, and $I_{\text{CL}(\text{MIN})}$ is the minimum current limit for the device. In applications where monotonic startup is required, the soft-start time given by Equation 1 should be set to be greater than Equation 2.



The maximum recommended soft-start capacitor is 0.015 μ F. Larger soft-start capacitors can be used and will not damage the device; however, the soft-start capacitor discharge circuit may not be able to fully discharge the soft-start capacitor when re-enabled. Soft-start capacitors larger than 0.015 μ F could be a problem in applications where the user needs to rapidly pulse the enable pin and still requires the device to soft-start from ground. C_{SS} must be low-leakage; X7R, X5R, or C0G dielectric materials are preferred. Refer to Table 3 for suggested soft-start capacitor values.

SEQUENCING REQUIREMENTS

The device can have V_{IN} , V_{BIAS} , and V_{EN} sequenced in any order without causing damage to the device. However, for the soft-start function to work as intended, certain sequencing rules must be applied. Enabling the device after V_{IN} and V_{BIAS} are present is preferred, and can be accomplished using a digital output from a processor or supply supervisor. An analog signal from an external RC circuit, as shown in Figure 31, can also be used as long as the delay time is long enough for V_{IN} and V_{BIAS} to be present.




Figure 31. Soft-Start Delay Using an RC Circuit on Enable

If a signal is not available to enable the device after IN and BIAS, simply connecting EN to IN is acceptable for most applications as long as $V_{\rm IN}$ is greater than 1.1 V and the ramp rate of $V_{\rm IN}$ and $V_{\rm BIAS}$ is faster the set soft-start ramp rate. If the ramp rate of the input sources is slower than the set soft-start time, the output will track the slower supply minus the dropout voltage until it reaches the set output voltage. If EN is connected to BIAS, the device will soft-start as programmed provided that $V_{\rm IN}$ is present before $V_{\rm BIAS}$. If $V_{\rm BIAS}$ and $V_{\rm EN}$ are present before $V_{\rm IN}$ is applied and the set soft-start time has expired then $V_{\rm OUT}$ will track $V_{\rm IN}$.

NOTE: When V_{BIAS} and V_{EN} are present and V_{IN} is not supplied, this device outputs approximately 50 μ A of current from OUT. Although this condition will not cause any damage to the device, the output current may charge up the OUT node if total resistance between OUT and GND (including external feedback resistors) is greater than 10 k Ω .

OUTPUT NOISE

The TPS74401 provides low output noise when a soft-start capacitor is used. When the device reaches the end of the soft-start cycle, the soft-start capacitor serves as a filter for the internal reference. By using a 0.001- μF soft-start capacitor, the output noise is reduced by half and is typically 19 μV_{RMS} for a 1.2-V output (100 Hz to 100 kHz). Because most of the output noise is generated by the internal reference, the noise is a function of the set output voltage. The RMS noise with a 0.001- μF soft-start capacitor is given in Equation 3.

$$V_{N}(\mu V_{RMS}) = 16 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
 (3)

The low output noise of the TPS74401 makes it a good choice for powering transceivers, PLLs, or other noise-sensitive circuitry.

ENABLE/SHUTDOWN

The enable (EN) pin is active high and is compatible with standard digital signaling levels. V_{EN} below 0.4 V turns the regulator off, while V_{EN} above 1.1 V turns the regulator on. Unlike many regulators, the enable circuitry has hysteresis and deglitching for use with relatively slow-ramping analog signals. This configuration allows the TPS74401 to be enabled by connecting the output of another supply to the EN pin. The enable circuitry typically has 50 mV of hysteresis and a deglitch circuit to help avoid on-off cycling because of small glitches in the V_{EN} signal.

The enable threshold is typically 0.8 V and varies with temperature and process variations. Temperature variation is approximately -1 mV/°C; therefore, process variation accounts for most of the variation in the enable threshold. If precise turn-on timing is required, a fast rise-time signal should be used to enable the TPS74401.

If not used, EN can be connected to either IN or BIAS. If EN is connected to IN, it should be connected as close as possible to the largest capacitance on the input to prevent voltage droops on that line from triggering the enable circuit.

POWER-GOOD (QFN Package Only)

The power-good (PG) pin is an open-drain output and can be connected to any 5.5 V or lower rail through an external pull-up resistor. This pin requires at least 1.1 V on V_{BIAS} in order to have a valid output. The PG output is high-impedance when V_{OUT} is greater than $V_{IT} + V_{HYS}$. If V_{OUT} drops below V_{IT} or if V_{BIAS} drops below 1.9 V, the open-drain output turns on and pulls the PG output low. The PG pin also asserts when the device is disabled. The recommended operating condition of PG pin sink current is up to 1 mA, so the

www.ti.com

pull-up resistor for PG should be in the range of 10 $k\Omega$ to 1 $M\Omega.$ The pull-up resistor for PG should be in the range of 10 $k\Omega$ to 1 $M\Omega.$ PG is only provided on the QFN package. If output voltage monitoring is not needed, the PG pin can be left floating.

INTERNAL CURRENT LIMIT

The TPS74401 features a factory-trimmed, accurate current limit that is flat over temperature and supply voltage. The current limit allows the device to supply surges of up to 3.5 A and maintain regulation. The current limit responds in about 10 μ s to reduce the current during a short-circuit fault. Recovery from a short-circuit condition is well-controlled and results in very little output overshoot when the load is removed. See Figure 27 in the Typical Characteristics section for short-circuit recovery performance.

The internal current limit protection circuitry of the TPS74401 is designed to protect against overload conditions. It is not intended to allow operation above the rated current of the device. Continuously running the TPS74401 above the rated current degrades device reliability.

THERMAL PROTECTION

Thermal protection disables the output when the junction temperature rises to approximately +155°C, allowing the device to cool. When the junction temperature cools to approximately +140°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Activation of the thermal protection circuit indicates excessive power dissipation or inadequate reliable heatsinking. For operation, junction temperature should be limited to +125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +30°C above the maximum expected ambient condition of the application. This condition produces a worst-case junction temperature of +125°C at the highest expected ambient temperature worst-case load.

The internal protection circuitry of the TPS74401 is designed to protect against overload conditions. It is not intended to replace proper heatsinking. Continuously running the TPS74401 into thermal shutdown degrades device reliability.

LAYOUT RECOMMENDATIONS AND POWER DISSIPATION

An optimal layout can greatly improve transient performance, PSRR, and noise. To minimize the voltage droop on the input of the device during load transients, the capacitance on IN and BIAS should be connected as close as possible to the device. This capacitance also minimizes the effects of parasitic inductance and resistance of the input source and can therefore improve stability. To achieve optimal transient performance and accuracy, the top side of R_1 in Figure 28 should be connected as close as possible to the load. If BIAS is connected to IN, it is recommended to connect BIAS as close to the sense point of the input supply as possible. This connection minimizes the voltage droop on BIAS during transient conditions and can improve the turn-on response.

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and ensuring reliable operation. Power dissipation of the device depends on input voltage and load conditions, and can be calculated using Equation 4:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(4)

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

The primary conduction path for heat is through the exposed pad or tab to the printed circuit board (PCB). The pad or tab can be connected to ground or be left floating; however, it should be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device, and can be calculated using Equation 5:

$$R_{\theta JA} = \frac{\left(+125^{\circ}C - T_{A}\right)}{P_{D}} \tag{5}$$

Knowing the maximum $R_{\theta JA}$ and system air flow, the minimum amount of PCB copper area needed for appropriate heatsinking can be calculated using Figure 32 through Figure 34.






Figure 32. PCB Layout and Corresponding $R_{\theta JA}$ Data, Buried Thermal Plane, No Vias Under Thermal Pad

www.ti.com




Figure 33. PCB Layout and Corresponding $R_{\theta JA}$ Data, Buried Thermal Plane, Vias Under Thermal Pad






Figure 34. PCB Layout and Corresponding $R_{\theta JA}$ Data, Top Layer Thermal Plane

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TPS74401MRGWREP	Active	Production	VQFN (RGW) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	TPS 74401EP
TPS74401MRGWREP.A	Active	Production	VQFN (RGW) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	TPS 74401EP
V62/10611-01XE	Active	Production	VQFN (RGW) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	TPS 74401EP

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

OTHER QUALIFIED VERSIONS OF TPS74401-EP:

● Catalog : TPS74401

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 19-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ĺ	TPS74401MRGWREP	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 19-Jul-2025




*All dimensions are nominal

Device		Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	TPS74401MRGWREP	VQFN	RGW	20	3000	353.0	353.0	32.0	


5 x 5, 0.65 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025