

TPSM336xx-Q1 Automotive, 3V to 36V Input, 1V to 7V Output, 0.6A, 1A, and 2A Synchronous Buck Converter Power Modules in a HotRod™ QFN Package With Mitigated Interference and Noise Technology (MINT)

1 Features

- AEC-Q100-qualified for automotive applications:
 - Temperature grade 1: -40°C to $+125^{\circ}\text{C}$, T_A
- [Functional Safety-Capable](#)
 - [Documentation available to aid functional safety system design](#)
- Synchronous, buck DC/DC automotive module:
 - Integrated power MOSFETs, controller, AEC-Q200 qualified inductor and C_{BOOT} capacitor
 - Junction temperature range: -40°C to $+150^{\circ}\text{C}$, including integrated inductor and C_{BOOT}
 - Fixed switching frequency of 2.2MHz
 - 0.6A, 1A, and 2A continuous output current
- Ultra-high efficiency across the full load range:
 - Peak efficiency of 93.2% at 12V V_{IN} , 5V V_{OUT} , and 90% at 24V V_{IN} , 5V V_{OUT}
 - Ultra-low 1.2 μA non-switching I_Q at 13.5V V_{IN} and as low as 300nA shutdown current
- Mitigated interference and noise technology – architecture 1 (MINT 1):
 - Dual random spread spectrum - DRSS
 - Integrated C_{BOOT} and HotRod™ package
 - Pin selectable FPWM and AUTO modes
 - CISPR 25 Class 5 compliant
- Output voltage options:
 - Fixed output variants: 3.3V or 5V V_{OUT}
 - Adjustable output voltage: 1V to 7V
- Create a custom design using the TPSM336xx-Q1 with the [WEBENCH® Power Designer](#)

2 Applications

- [Power steering](#)
- [Onboard charger](#)
- [Automotive lighting](#)
- [Automotive camera](#)

3 Description

The TPSM336xx-Q1 is a 0.6A, 1A, or 2A, 36V input, automotive, synchronous step-down DC/DC power module that combines flip-chip on lead packaging, integrated power MOSFETs, AEC-Q100 qualified inductor and boot capacitor in a compact and easy-to-use package. The small HotRod QFN package enhances the thermal performance, making sure of high ambient temperature operation. The spread spectrum helps achieve excellent EMI performance. The device is available in two fixed output voltage options supporting 3.3V and 5V. The devices can be configured for 1V up to 7V output with a feedback divider and operated in auto or forced PWM mode through MODE/SYNC pin. The device only requires four external components for a 3.3V and 5V fixed output design which simplifies PCB layout and design.

The device is designed to meet low standby power requirements for always-on, automotive applications. Auto mode enables frequency foldback when operating at light loads allowing high light-load efficiency. DRSS is used to reduce the external components of the input EMI filter. Mitigated interference and noise technology using architecture 1 features (MINT 1) enable the device to support low-EMI applications.

Device Information

PART NUMBER ⁽¹⁾	PACKAGE ⁽²⁾	PACKAGE SIZE ⁽³⁾
TPSM33620-Q1	RDN (QFN-FCMOD, 11)	4.5mm × 3.5mm
TPSM33610-Q1		
TPSM33606-Q1		

(1) See the [Device Comparison Table](#).

(2) For more information, see [Section 11](#).

(3) The package size (length × width) is a nominal value and includes pins, where applicable.





Table of Contents

1 Features	1	8 Application and Implementation	25
2 Applications	1	8.1 Application Information.....	25
3 Description	1	8.2 Typical Application.....	26
4 Device Comparison Table	4	8.3 Best Design Practices.....	34
5 Pin Configuration and Functions	5	8.4 Power Supply Recommendations.....	34
6 Specifications	6	8.5 Layout.....	34
6.1 Absolute Maximum Ratings.....	6	9 Device and Documentation Support	37
6.2 ESD Ratings.....	6	9.1 Device Support.....	37
6.3 Recommended Operating Conditions.....	6	9.2 Documentation Support.....	37
6.4 Thermal Information.....	7	9.3 Receiving Notification of Documentation Updates....	38
6.5 Electrical Characteristics.....	7	9.4 Support Resources.....	38
6.6 Typical Characteristics.....	9	9.5 Trademarks.....	38
7 Detailed Description	10	9.6 Electrostatic Discharge Caution.....	38
7.1 Overview.....	10	9.7 Glossary.....	38
7.2 Functional Block Diagram.....	11	10 Revision History	38
7.3 Feature Description.....	12	11 Mechanical, Packaging, and Orderable	
7.4 Device Functional Modes.....	20	Information	40

4 Device Comparison Table

DEVICE	ORDERABLE PART NUMBER ⁽¹⁾	OUTPUT VOLTAGE	OUTPUT CURRENT	SPREAD SPECTRUM
TPSM33620-Q1	TPSM33620S5QRDNRQ1	5V fixed / adjustable	2A	Yes
	TPSM33620S3QRDNRQ1	3.3V fixed / adjustable		Yes
	TPSM336203QRDNRQ1	3.3V fixed / adjustable		No
TPSM33610-Q1	TPSM33610S5QRDNRQ1	5V fixed / adjustable	1A	Yes
	TPSM33610S3QRDNRQ1	3.3V fixed / adjustable		Yes
TPSM33606-Q1	TPSM33606S3QRDNRQ1	3.3V fixed / adjustable	0.6A	Yes
	TPSM33606S5QRDNRQ1	5V fixed / adjustable		Yes

(1) For more information on device orderable part numbers, see [Section 9.1.3](#).

5 Pin Configuration and Functions




Figure 5-1. RDN Package, 11-Pin QFN-FCMOD, Top View (All Variants)

Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME		
1	PGOOD	A	Power-good monitor. Open-drain output that asserts low if the feedback voltage is not within the specified window thresholds. A 10kΩ to 100kΩ pullup resistor is required for an excellent pullup voltage. If not used, this pin can be left open or connected to GND. High = power OK, Low = power bad. PGOOD pin goes low when EN = Low.
2	EN	A	Precision enable input pin. High = ON, Low = OFF. Precision enable allows the pin to be used as an adjustable UVLO. Can be connected directly to VIN. The module can be turned off by using an open-drain or collector device to connect this pin to GND. Place an external voltage divider between VIN, this pin, and GND to create an external UVLO. <i>Do not float this pin.</i>
3	VIN	P	Input supply voltage. Connect the input supply to these pins. Connect a high-quality bypass capacitor or capacitors directly to this pin and GND in close proximity to the module. Refer to Section 8.5.2 for input capacitor placement example.
4	VOUT	P	Output voltage. The pin is connected to the integrated filter inductor. Connect the pin to the output load and connect external output capacitors between this pin and GND. Fixed output options are available. For fixed output variants, connect the FB pin to VOUT. Check Section 4 for more details.
5, 6	SW	P	Power module switch node. Do not place any external component on this pin or connect to any signal. The amount of copper placed on these pins must be kept to a minimum to prevent issues with noise and EMI.
7	BOOT	P	Bootstrap pin for internal high-side driver circuitry. A 100nF bootstrap capacitor is internally connected from this pin to SW within the module to provide the bootstrap voltage.
8	VCC	P	Internal LDO output. Used as supply to internal control circuits. Do not connect to external loads. Can be used as logic supply for power-good flag. Connect a high-quality 1μF capacitor from this pin to GND.
9	FB	A	Feedback input. For the adjustable output, connect the mid-point of the output voltage feedback resistor divider to this pin. Connect the upper resistor (R_{FBT}) of the feedback divider to VOUT at the desired point of regulation. Connect the lower resistor (R_{FBB}) of the feedback divider to GND. When connecting with feedback resistor divider, keep this FB trace short and as small as possible to avoid noise coupling. See Section 8.5.2 for a feedback resistor placement. For a fixed output configuration, connect FB pin 9 directly to VOUT pin 4. <i>Do not leave open or connect to GND</i>
10	GND	G	Power ground terminal. Connect to system ground. Connect to C_{IN} with short, wide traces.
11	MODE/SYNC	A	The part can operate in user-selectable auto/FPWM operation based on the voltage at MODE/SYNC pin. The part can also be synchronized to an external clock. Clock triggers on rising edge of applied external clock. <i>Do not float this pin.</i>

(1) A = Analog, P = Power, G = Ground

6 Specifications

6.1 Absolute Maximum Ratings

Limits apply over $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$ (unless otherwise noted). ⁽¹⁾

		MIN	MAX	UNIT
Input voltage	VIN to GND	-0.3	40	V
	BOOT to SW	-0.3	5.5	V
	MODE/SYNC to GND	-0.3	5.5	V
	EN to GND	-0.3	40	V
	FB to GND	-0.3	16	V
	PG to GND	0	20	V
Output voltage	VCC to GND	-0.3	5.5	V
	SW to GND ⁽²⁾	-0.3	40	V
	VOOUT to GND	-0.3	16	V
Input current	PG	—	10	mA
Temperature	T_J , Junction temperature	-40	150	$^{\circ}\text{C}$
Temperature	T_{stg} , Storage temperature	-65	150	$^{\circ}\text{C}$

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) A voltage of 2V below PGND and 2V above VIN can appear on this pin for $\leq 200\text{ns}$ with a duty cycle of $\leq 0.01\%$.

6.2 ESD Ratings

			VALUE	UNIT
$V_{\text{(ESD)}}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	± 2000	V
		Charged device model (CDM), per AEC Q100-011	± 1000	V

- (1) AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification

6.3 Recommended Operating Conditions

Limits apply over $T_J = -40^{\circ}\text{C}$ to 150°C (unless otherwise noted).

		MIN	NOM	MAX	UNIT
Input voltage	VIN (Input voltage range after start-up)	3		36	V
Output voltage	Output voltage adjustment range ⁽¹⁾	1		7	V
Output current	TPSM33620-Q1 I_{OUT} ⁽²⁾	0		2	A
Output current	TPSM33610-Q1 I_{OUT} ⁽²⁾	0		1	A
Output current	TPSM33606-Q1 I_{OUT} ⁽²⁾	0		0.6	A
Frequency	Switching frequency	2.1	2.2	2.3	MHz
Frequency	F_{SW} set by SYNC	1.9		2.5	MHz
Temperature	Operating junction temperature, T_J	-40		150	$^{\circ}\text{C}$

- (1) Under no conditions can the output voltage be allowed to fall below zero volts.
- (2) Maximum continuous DC current can be derated when operating with high switching frequency or high ambient temperature. Refer to the *Typical Characteristics* section for details.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPSM33620-Q1/ TPSM33610-Q1/ TPSM33606-Q1	UNIT
		RDN (QFN-FCMOD)	
		11 Pins	
R _{θJA}	Junction-to-ambient thermal resistance (TPSM33625EVM)	22	°C/W
R _{θJA}	Junction-to-ambient thermal resistance (JESD 51-7)	54.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	52.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	16.6	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	8.1	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	16.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note. The value of R_{θJA} given in this table is only valid for comparison with other packages and can not be used for design purposes. This value is calculated in accordance with JESD 51-7, and simulated on a 4-layer JEDEC board. This value does not represent the performance obtained in an actual application.

6.5 Electrical Characteristics

Limits apply over T_J = –40°C to 150°C, V_{IN} = 13.5V, V_{OUT} = 3.3V, F_{SW} = 2.2MHz (unless otherwise noted). Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm and are provided for reference only.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE						
V _{IN}	Input voltage rising threshold	Before start-up	3.2	3.35	3.5	V
		Once Operating	2.45	2.7	3	V
I _{Q_VIN}	Input operating quiescent current (non-switching)	T _A = 25°C, V _{EN} = 3.3V, V _{FB} = 1.5V		1.2		μA
I _{SDN_VIN}	VIN shutdown quiescent current	V _{EN} = 0V, T _A = 25°C		0.3		μA
ENABLE						
V _{EN_RISE}	EN voltage rising threshold		1.16	1.23	1.3	V
V _{EN_FALL}	EN voltage falling threshold		0.81	0.9	0.97	V
V _{EN_HYS}	EN voltage hysteresis		0.275	0.353	0.404	V
V _{EN_WAKE}	EN wake-up threshold		0.5	0.7	1	V
I _{LKG-EN}	Enable pin input leakage current	V _{EN} = V _{IN} = 24V		10		nA
INTERNAL LDO VCC						
V _{CC}	Internal LDO VCC output voltage	V _{FB} = 0V, I _{VCC} = 1mA	3.1	3.3	3.5	V
FEEDBACK						
V _{FB}	Internal reference voltage accuracy	Over the V _{IN} range, V _{OUT} = 1V, FPWM mode, F _{SW} = 2.2MHz	0.99	1	1.01	V
V _{OUT_ACC_3V3}	Output voltage accuracy for fixed 3.3V V _{OUT} trim option	Over the V _{IN} range, FPWM mode, F _{SW} = 2.2MHz	3.27	3.3	3.33	V
V _{OUT_ACC_5V0}	Output voltage accuracy for fixed 5V V _{OUT} trim option	Over the V _{IN} range, FPWM mode, F _{SW} = 2.2MHz	4.95	5	5.05	V
I _{FB}	Input current into FB pin	Adjustable configuration, V _{FB} = 1V		10		nA
CURRENT LIMITS						
I _{L_HS}	High-side switch current limit (TPSM33620-Q1)	Duty cycle approaches 0%	3.4	4	4.6	A
I _{L_LS}	Low-side switch current limit (TPSM33620-Q1)		1.9	2.2	2.53	A
I _{L_NEG}	Negative current limit (TPSM33620-Q1)		–1	–0.8	–0.6	A
I _{L_HS}	High-side switch current limit (TPSM33610-Q1)	Duty cycle approaches 0%	1.7	2	2.3	A
I _{L_LS}	Low-side switch current limit (TPSM33610-Q1)		0.85	1.1	1.4	A
I _{L_NEG}	Negative current limit (TPSM33610-Q1)		–1	–0.8	–0.6	A
I _{L_HS}	High-side switch current limit (TPSM33606-Q1)	Duty cycle approaches 0%	1.5	1.8	2.1	A
I _{L_LS}	Low-side switch current limit (TPSM33606-Q1)		0.85	1.1	1.4	A

6.5 Electrical Characteristics (continued)

Limits apply over $T_J = -40^{\circ}\text{C}$ to 150°C , $V_{IN} = 13.5\text{V}$, $V_{OUT} = 3.3\text{V}$, $F_{SW} = 2.2\text{MHz}$ (unless otherwise noted). Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm and are provided for reference only.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{L_NEG}	Negative current limit (TPSM33606-Q1)		-1	-0.8	-0.6	A
I_{ZC}	Zero-cross current limit	Auto mode		80		mA
V_{HICCUP}	Voltage on the FB pin below which module enters into hiccup mode	Not during soft start		0.4		V
t_W	Short-circuit wait time ("hiccup" time before soft start) (1)		30	50	75	ms
SOFT-START						
t_{SS}	Time from first SW pulse to V_{REF} at 90%	$V_{IN} \geq 4.2\text{V}$	2	3.5	4.6	ms
POWER GOOD						
PG_{OV}	PG upper threshold - rising	% of V_{OUT} setting	104	108	111	%
PG_{UV}	PG lower threshold - falling	% of V_{OUT} setting	89	91	94.2	%
PG_{HYS}	PG upper threshold hysteresis for OV	% of V_{OUT} setting	1.8	2	2.4	%
	PG upper threshold hysteresis for UV	% of V_{OUT} setting	1.8	3	4.7	%
$V_{IN_PG_VALID}$	Input voltage for valid PG output	$R_{PGD_PU} = 10\text{k}\Omega$, $V_{EN} = 0\text{V}$			1.5	V
V_{PG_LOW}	Low level PG function output voltage	2mA pullup to PG pin, $V_{EN} = 3.3\text{V}$			0.4	V
$t_{PG_FLT_RISE}$	Delay time to PG high signal		1.35	2.5	4	ms
t_{RESET_FILTER}	PGOOD deglitch delay at falling edge		25	47	75	μs
R_{PGD}	PGOOD ON resistance	$V_{EN} = 3.3\text{V}$, 200 μA pullup current			100	Ω
R_{PGD}	PGOOD ON resistance	$V_{EN} = 0\text{V}$, 200 μA pullup current			100	Ω
SWITCHING FREQUENCY						
f_{SW}	Switching frequency		2.1	2.2	2.3	MHz
f_{SYNC_RANGE}	Switching frequency range by SYNC		1.9		2.5	MHz
Δf_c	Frequency increase/decrease from spread spectrum of internal oscillator	Dual Random Spread Spectrum		± 4		%
SYNCHRONIZATION						
V_{MODE_L}	SYNC/MODE input voltage low level threshold		1			V
V_{MODE_H}	SYNC/MODE input voltage high level threshold				1.6	V
t_{PULSE_H}	High duration needed to be recognized as a pulse		100			ns
t_{PULSE_L}	Low duration needed to be recognized as a pulse		100			ns
t_B	Blanking of EN after rising or falling edges ⁽¹⁾		4		28	μs
t_{SYNC}	High/low level pulse maximum duration to be recognized as a valid clock signal				6	μs
POWER STAGE						
V_{BOOT_UVLO}	Voltage on BOOT pin compared to SW which turns off high-side switch			2.1		V
t_{ON_MIN}	Minimum HS switch ON pulse width ⁽¹⁾	FPWM mode, $V_{OUT} = 1\text{V}$, $I_{OUT} = 1\text{A}$		65	75	ns
t_{ON_MAX}	Maximum HS switch ON pulse width ⁽¹⁾	HS timeout in dropout	6	9	13	μs
t_{OFF_MIN}	Minimum HS switch OFF pulse width	$V_{IN} = 4\text{V}$, $I_{OUT} = 1\text{A}$		60	85	ns
$R_{DS(on)-HS}$	High-side MOSFET on-resistance	Load = 1A		132	260	m Ω
$R_{DS(on)-LS}$	Low-side MOSFET on-resistance	Load = 1A		75	140	m Ω

(1) Parameter specified by design, statistical analysis and production testing of correlated parameters. Not production tested.

6.6 Typical Characteristics

Unless otherwise specified, the following conditions apply: $T_A = 25^\circ\text{C}$, $V_{IN} = 13.5\text{V}$.




Figure 6-1. Shutdown Supply Current (I_{SDN_VIN}) vs Temperature




Figure 6-2. Feedback Voltage (V_{FB}) Accuracy vs Temperature

7 Detailed Description

7.1 Overview

The TPSM336xx-Q1 is an easy-to-use, synchronous, buck, DC-DC power module that operates from a 3V to 36V supply voltage. The device is intended for step-down conversions to 3.3V and 5V supply rails, with an adjustable output up to 7V with an external feedback resistor divider. With an integrated buck controller, inductor, boot capacitor, and MOSFETs, the TPSM336xx-Q1 delivers up to 2A DC load current with high efficiency and ultra-low input quiescent current in a very small design size. Although designed for simple implementation, this device offers flexibility to optimize the usage according to the target application. Control-loop compensation is not required, reducing design time and external component count.

The TPSM336xx-Q1 operates at a fixed switching frequency of 2.2MHz over a wide range of duty ratios. If the minimum ON-time or OFF-time cannot support the desired duty ratio, the switching frequency gets reduced automatically, maintaining the output voltage regulation. In addition, the PGOOD output feature with built-in delayed release allows the elimination of the reset supervisor in many applications.

The TPSM336xx-Q1 power module incorporates specific features to improve EMI performance in noise-sensitive applications:

- A package that is designed to incorporate flip chip on lead (FCOL) technology and pinout design enables a shielded switch-node layout that mitigates radiated EMI.
- [Dual-Random Spread Spectrum \(DRSS\)](#) modulation reduces peak emissions.
- Inductor and boot capacitor integration

Together, these features can eliminate the need for any common-mode choke, shielding, and input filter inductor, greatly reducing the complexities and cost of the EMI/EMC mitigation measures.


The TPSM336xx-Q1 module also includes inherent protection features for robust system requirements:

- An open-drain PGOOD indicator for power-rail sequencing and fault reporting
- Precision enable input with hysteresis, providing:
 - Programmable line undervoltage lockout (UVLO)
 - Remote ON and OFF capability
- Internally fixed output-voltage soft start with monotonic start-up into prebiased loads
- Hiccup-mode overcurrent protection with cycle-by-cycle peak and valley current limits
- Thermal shutdown with automatic recovery

These features enable a flexible and easy-to-use platform for a wide range of applications. The pin arrangement is designed for a simple layout, requiring few external components. See [Section 8.5](#) for a layout example.

The device comes in an ultra-small, 4.50mm × 3.50mm, enhanced HotRod QFN package with wettable flanks, allowing for quick optical inspection.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Input Voltage Range

With a steady-state input voltage range from 3V to 36V, the TPSM336xx-Q1 device is intended for step-down conversions from typical 12V to 36V input supply rails, as example. The schematic circuit in [Figure 7-1](#) shows all the necessary components to implement a TPSM336xx-Q1-based buck regulator using a single input supply.




Figure 7-1. TPSM336xx-Q1 Schematic Diagram With Input Voltage Operating Range of 3V to 36V

Take extra care to confirm that the voltage at the VIN pin does not exceed the absolute maximum voltage rating of 40V during line or load transient events. Voltage ringing at the VIN pins that exceeds the absolute maximum ratings can damage the IC.

7.3.2 Output Voltage Selection

7.3.2.1 Adjustable Output Voltage Variants

The TPSM336xx-Q1 determines whether fixed output voltage or adjustable output voltage is required by sensing the resistance of the feedback path during start-up. If other output voltages are desired besides the fixed 3.3V or 5V option, set the TPSM336xx-Q1 output voltage through two external resistors, R_{FBT} and R_{FBB} . Connect R_{FBT} between VOUT at the regulation point and the FB pin. Connect R_{FBB} between the FB pin and AGND.

The TPSM336xx-Q1 has an adjustable output voltage range from 1V to 7V. To verify that the power module regulates to the desired output voltage, the typical minimum value for the parallel combination of R_{FBT} and R_{FBB} is 5k Ω while the typical maximum value is 10k Ω as shown in [Equation 3](#). Use [Equation 2](#) and [Equation 3](#) as a starting point to determine the value of R_{FBT} . Reference [Table 7-1](#) for a list of acceptable resistor values for various output voltages.

$$5\text{k}\Omega < R_{FBT} \parallel R_{FBB} \leq 10\text{k}\Omega \quad (1)$$

$$R_{FBT}[\text{k}\Omega] = R_{FBB}[\text{k}\Omega] \times \left(\frac{V_{OUT}[\text{V}]}{1\text{V}} - 1 \right) \quad (2)$$

$$R_{FBT}[\text{k}\Omega] \leq 10\text{k}\Omega \times \frac{V_{OUT}[\text{V}]}{1\text{V}} \quad (3)$$

For adjustable output options, use an additional feedforward capacitor, C_{FF} , in parallel with the R_{FBT} , to optimize the transient response. See [C_{FF} Selection](#) for additional information. No additional resistor divider or feedforward capacitor, C_{FF} , is needed in case of fixed-output variants.




Figure 7-2. Setting Output Voltage for Adjustable Output Variant

Table 7-1. Recommended Feedback Resistor Values for Various Output Voltages

V _{OUT} (V)	R _{FBT} (kΩ) ⁽¹⁾	R _{FBB} (kΩ)
3.3	33.2	14.3
5.0	49.9	12.4
7	69.8	11.5

(1) R_{FBT} and R_{FBB} based on 1% standard resistor values.

7.3.2.2 Fixed Output Voltage Variants

When using the TPSM336xx-Q1 in fixed-output configuration (no external resistors), simply connect the FB and VOUT pins directly to the output regulation point. The 3.3V or 5V fixed output options are factory programmed and are unique to a specific device. See [Section 4](#) for more details about the fixed-output variants.




Figure 7-3. Setting Output Voltage for Fixed Output Variant

7.3.3 Enable, Start-Up, and Shutdown

Voltage at the EN pin controls the start-up or remote shutdown of the TPSM336xx-Q1. The device stays shut down as long as the EN pin voltage is less than V_{EN_WAKE}. With the voltage at the EN pin greater than V_{EN_WAKE}, the device enters standby mode and the internal LDO powers up to generate VCC. As the EN voltage increases further, approaching V_{EN_RISE}, the device finally starts to switch, entering start-up mode with a soft start. During the device shutdown process, when the EN input voltage measures less than (V_{EN_RISE} – V_{EN_HYST}), the regulator stops switching and re-enters device standby mode. Any further decrease in the EN pin voltage, below V_{EN_WAKE}, and the device is then firmly shut down. The high-voltage compliant EN input pin can be connected directly to the VIN input pin if remote precision control is not needed. The EN input pin must not be allowed to float.

The various EN threshold parameters and the values are listed in the [Electrical Characteristics](#). [Figure 7-4](#) shows the precision enable behavior and [Figure 7-5](#) shows a typical remote EN start-up waveform in an

application. After EN goes high, after a delay of about 1ms, the output voltage begins to rise with a soft start and reaches close to the final value in about 3.5ms (t_{SS}). After a delay of about 2.5ms ($t_{PG_FLT_RISE}$), the PGOOD flag goes high. During start-up, the device is not allowed to enter FPWM mode until the soft-start time has elapsed. This time is measured from the rising edge of EN.




Figure 7-4. Precision Enable Behavior




Figure 7-5. Enable Start-Up $V_{IN} = 24V$, $V_{OUT} = 3.3V$

7.3.3.1 External UVLO through the EN Pin

In some cases, an input UVLO level different than that provided internal to the device is needed. This need can be accomplished by using the circuit shown in [Section 7.3.3](#). The input voltage at which the device turns on is designated as V_{ON} while the turn-off voltage is V_{OFF} . First, a value for R_{ENB} is chosen in the range of 10k Ω to 100k Ω , then use [Equation 4](#) to calculate R_{ENT} and [Equation 5](#) to calculate V_{OFF} .




Figure 7-6. Setup for External UVLO Application

$$R_{ENT} = \left(\frac{V_{ON}}{V_{EN_RISE}} - 1 \right) \times R_{ENB} \quad (4)$$

$$V_{OFF} = V_{ON} \times \left(1 - \frac{V_{EN_HYS}}{V_{EN_RISE}} \right) \quad (5)$$

where

- V_{ON} is the V_{IN} turn-on voltage.
- V_{OFF} is the V_{IN} turn-off voltage.

Refer to the [Electrical Characteristics](#) table for other terms.

7.3.4 External CLK SYNC

Synchronizing the operation of multiple regulators in a single system, resulting in a well-defined system level performance is desirable. The MODE/SYNC pin in the TPSM336xx-Q1 allows the power designer to synchronize the device to a common external clock. An in-phase locking scheme where the rising edge of the clock signal, provided to the MODE/SYNC pin, corresponds to the turning on of the high-side device. The external clock synchronization is implemented using a phase locked loop (PLL) eliminating any large glitches. The external clock fed into the TPSM336xx-Q1 replaces the internal free-running clock, but does not affect any frequency foldback operation. Output voltage continues to be well-regulated. The device remains in FPWM mode and operates in CCM for light loads when synchronization input is provided.

The MODE/SYNC input pin in the TPSM336xx-Q1 can operate in one of three selectable modes:

- Auto mode: pulse frequency modulation (PFM) operation is enabled during light load and diode emulation prevents reverse current through the inductor.
- FPWM mode: in FPWM mode, diode emulation is disabled, allowing current to flow backwards through the inductor. This allows operation at full frequency even without load current.
- SYNC mode: the internal clock locks to an external signal applied to the MODE/SYNC pin. As long as output voltage can be regulated at full frequency and is not limited by minimum off-time or minimum on-time, clock frequency is matched to the frequency of the signal applied to the MODE/SYNC pin. While the device is in SYNC mode, the device operates as though in FPWM mode. Diode emulation is disabled allowing the frequency applied to the MODE/SYNC pin to be matched without a load.

7.3.4.1 Pulse-Dependent MODE/SYNC Pin Control

Most systems that require more than a single mode of operation from the device are controlled by digital circuitry such as a microprocessor. These systems can generate dynamic signals easily but have difficulty generating multi-level signals. Pulse-dependent MODE/SYNC pin control is useful with these systems. To initiate pulse-dependent MODE/SYNC pin control, a valid sync signal must be applied. Table 7-2 shows a summary of the pulse dependent mode selection settings.

Table 7-2. Pulse-Dependent Mode Selection Settings

MODE/SYNC INPUT	MODE
$> V_{MODE_H}$	FPWM with spread spectrum factory setting
$< V_{MODE_L}$	Auto mode with spread spectrum factory setting
Synchronization clock	SYNC mode

Figure 7-7 shows the transition between auto mode and FPWM mode while in pulse-dependent MODE/SYNC control. The device transitions to a new mode of operation after the time, t_{MODE} , which is minimum 12.5µs. Figure 7-7 and Figure 7-8 show the details.




Figure 7-7. Transition from Auto Mode and FPWM Mode

If MODE/SYNC voltage remains constant longer than t_{MODE} , the device enters either auto mode or FPWM mode with spread spectrum turned on (if factory setting is enabled) and MODE/SYNC continues to operate in pulse-dependent scheme.




Figure 7-8. Transition from SYNC Mode to Auto Mode




Figure 7-9. Transition from SYNC Mode to FPWM Mode

7.3.5 Power-Good Output Operation

The power-good feature using the PGOOD pin of the TPSM336xx-Q1 can be used to reset a system microprocessor whenever the output voltage is out of regulation. This open-drain output remains low under device fault conditions, such as current limit and thermal shutdown, as well as during normal start-up. A glitch filter prevents false flag operation for any short duration excursions in the output voltage, such as during line and load transients. Output voltage excursions lasting less than t_{RESET_FILTER} do not trip the power-good flag. Power-good operation can best be understood in reference to Figure 7-10. Table 7-3 gives a more detailed breakdown

of the PGOOD operation. Here, $V_{PG_{UV}}$ is defined as the PG_{UV} scaled version of V_{OUT} (target regulated output voltage) and $V_{PG_{HYS}}$ as the PG_{HYS} scaled version of V_{OUT} , where both PG_{UV} and PG_{HYS} are listed in [Electrical Characteristics](#). During the initial power up, a total delay of 6ms (typical) is encountered from the time V_{EN_RISE} is triggered to the time that the power-good is flagged high. This delay only occurs during the device start-up and is not encountered during any other normal operation of the power-good function. When EN is pulled low, the power-good flag output is also forced low. With EN low, power-good remains valid as long as the input voltage (maximum $V_{IN_PG_VALID}$ is $\geq 1.5V$).

The power-good output scheme consists of an open-drain N-channel MOSFET, which requires an external pullup resistor connected to an appropriate logic supply. As desired, pull the PGOOD to either V_{CC} or V_{OUT} through an appropriate resistor. If this function is not needed, the PGOOD pin can be open or grounded. Limit the current into this pin to $\leq 4mA$.




Figure 7-10. Power-Good Operation (OV Events Not Included)

Table 7-3. Fault Conditions for PGOOD (Pull Low)

FAULT CONDITION INITIATED	FAULT CONDITION ENDS ⁽¹⁾
$V_{OUT} < V_{PG_{UV}}$ AND $t > t_{RESET_FILTER}$	Output voltage in regulation: $V_{PG_{UV}} + V_{PG_{HYS}} < V_{OUT} < V_{PG_{OV}} - V_{PG_{HYS}}$
$V_{OUT} > V_{PG_{OV}}$ AND $t > t_{RESET_FILTER}$	Output voltage in regulation
$T_J > T_{SDN}$	$T_J < T_{SDN} - T_{HYST}$ and output voltage in regulation
$EN < V_{EN_RISE} - V_{EN_HYS}$	$EN > V_{EN_RISE}$ and output voltage in regulation

(1) After the fault condition ends, t_{PGOOD_ACT} must pass before PGOOD output is released.

7.3.6 Internal LDO, VCC and VOUT/FB Input

The TPSM336xx-Q1 uses the internal LDO output and the VCC pin for all internal power supply. The VCC rail typically measures 3.3V. During start-up, VCC momentarily exceeds the normal operating voltage, then drops to the normal operating voltage.

7.3.7 Bootstrap Voltage and $V_{BOOT-UVLO}$ (BOOT Terminal)

The high-side switch driver circuit requires a bias voltage higher than V_{IN} to make sure the HS switch is turned ON. There is an internal 0.1 μF capacitor connected between BOOT and SW that operates as a charge pump to boost the voltage on the BOOT terminal to $(SW + V_{CC})$. The boot diode is integrated on the TPSM336xx-Q1 die to minimize physical design size. The BOOT rail has an UVLO setting. This UVLO has a threshold of $V_{BOOT-UVLO}$ and is typically set at 2.1V. If the BOOT capacitor is not charged above this voltage with respect to the SW pin, then the device initiates a charging sequence, turning on the low-side switch before attempting to turn on the high-side device.

7.3.8 Spread Spectrum

Spread spectrum eliminates peak emissions at specific frequencies by spreading these peaks across a wider range of frequencies than a part with fixed-frequency operation. The TPSM336xx-Q1 implements a modulation pattern designed to reduce low frequency-conducted emissions from the first few harmonics of the switching frequency. The pattern can also help reduce the higher harmonics that are more difficult to filter, which can fall in the FM band. These harmonics often couple to the environment through electric fields around the switch node and inductor. The TPSM336xx-Q1 uses a $\pm 4\%$ spread of frequencies, which can spread energy smoothly across the FM and TV bands. The device implements dual random spread spectrum (DRSS). DRSS is a combination of a triangular frequency spreading pattern and pseudorandom frequency hopping. The combination allows the spread spectrum to be very effective at spreading the energy at the following:

- Fundamental switching harmonic with slow triangular pattern
- High frequency harmonics with additional pseudo-random jumps at the switching frequency

The advantage of DRSS is the equivalent harmonic attenuation in the upper frequencies with a smaller fundamental frequency deviation. This advantage reduces the amount of input current and output voltage ripple that is introduced at the modulating frequency. Additionally, the TPSM336xx-Q1 also allows the user to further reduce the output voltage ripple caused by the spread spectrum modulating pattern.

The spread spectrum is only available while the clock of the device is free running at the natural frequency. Any of the following conditions overrides spread spectrum, turning spread spectrum off:

- The clock is slowed due to operation at low-input voltage – this condition is operation in dropout.
- The clock is slowed under light load in auto mode. Note that if you are operating in FPWM mode, spread spectrum can be active, even if there is no load.
- The clock is slowed due to high input to output voltage ratio. This mode of operation is expected if on time reaches minimum on time. See the [Electrical Characteristics](#).
- The clock is synchronized with an external clock.

7.3.9 Soft Start and Recovery from Dropout

When designing with the TPSM336xx-Q1, consider slow rise in output voltage due to recovery from dropout and soft start as a two separate operating conditions, as shown in [Figure 7-11](#) and [Figure 7-12](#). Soft start is triggered by any of the following conditions:

- Power is applied to the VIN pin of the device, releasing undervoltage lockout
- EN is used to turn on the device
- Recovery from shutdown due to overtemperature protection

After soft start is triggered, the power module takes the following actions:

- The reference used in the power module to regulate the output voltage is slowly ramped up. The net result is that output voltage, if previously 0V, takes t_{SS} to reach 90% of the desired value.
- Operating mode is set to auto mode of operation, activating the diode emulation mode for the low-side MOSFET. This action allows start-up without pulling the output low. This statement is true even when there is a voltage already present at the output during a prebias start-up.




Figure 7-11. Soft Start With and Without Prebias Voltage

7.3.9.1 Recovery from Dropout

Any time the output voltage falls more than a few percent, output voltage ramps up slowly. This condition, called graceful recovery from dropout in this document, differs from soft start in two important ways:

- The reference voltage is set to approximately 1% above what is needed to achieve the existing output voltage.
- If the device is set to FPWM, the device continues to operate in that mode during recovery from dropout. If output voltage is suddenly pulled up by an external supply, the can pull down on the output. Note that all protections that are present during normal operation are in place, preventing any catastrophic failure if output is shorted to a high voltage or ground.




Figure 7-12. Recovery from Dropout

Whether output voltage falls due to high load or low input voltage, after the condition that causes output to fall below the set point is removed, the output climbs at the same speed as during start-up. Figure 7-12 shows an example of this behavior.

7.3.10 Overcurrent Protection (Hiccup Mode)

The TPSM336xx-Q1 is protected from overcurrent conditions by using cycle-by-cycle current limiting circuitry on both the high-side (HS) and low-side (LS) MOSFETs. The integrated inductor current is compared every switching cycle to the high-side and low-side current limit thresholds. During an overcurrent condition, the output voltage decreases with reduced switching frequency.

High-side MOSFET overcurrent protection is implemented by the typical peak-current mode control scheme. The HS switch current is sensed when the HS is turned on after a short blanking time. The HS switch current is compared to the minimum of a fixed current set point or the output of the internal error amplifier loop minus the slope compensation every switching cycle. Because the output of the internal error amplifier loop has a maximum value and slope compensation increases with duty cycle, HS current limit decreases with increased duty factor if duty cycle is above 35%.

When the LS switch is turned on, the current going through the LS switch is also sensed and monitored. Like the high-side device, the low-side device has a turn-off commanded by the internal error amplifier loop. In the case of the low-side device, turn-off is prevented if the current exceeds this value, even if the oscillator normally starts a new switching cycle. Also like the high-side device, there is a limit on how high the turn-off current is allowed to be. This limit is called the low-side current limit. If the LS current limit is exceeded, the LS MOSFET stays on and the HS switch is not to be turned on. The LS switch is turned off after the LS current falls below this limit and the HS switch is turned on again as long as at least one clock period has passed since the last time the HS device has turned on.

If the voltage on the FB input falls below about 0.4V (V_{HICUP}) due to a short circuit during current limit, the device enters hiccup mode. In this mode, the device stops switching for t_W or approximately 50ms, and then goes through a normal re-start with soft start. If the short-circuit condition remains, the device runs in current limit for about 5ms (typical) and then shuts down again. This cycle repeats as long as the short-circuit condition persists.

7.3.11 Thermal Shutdown

Thermal shutdown limits total power dissipation by turning off the internal switches when the device junction temperature exceeds 168°C (typical). Thermal shutdown does not trigger below 158°C (minimum). After thermal shutdown occurs, hysteresis prevents the part from switching until the junction temperature drops to approximately 153°C (typical). When the junction temperature falls below 153°C (typical), the TPSM336xx-Q1 attempts another soft start.

While the TPSM336xx-Q1 is shut down due to high junction temperature, power continues to be provided to VCC. To prevent overheating due to a short circuit applied to VCC, the LDO that provides power for VCC has reduced current limit while the part is disabled due to high junction temperature. The LDO only provides a few milliamperes during thermal shutdown.

7.4 Device Functional Modes

7.4.1 Shutdown Mode

The EN pin provides electrical ON and OFF control of the device. When the EN pin voltage is below 0.7V (typical), the power module does not have any output voltage and the device is in shutdown mode. In shutdown mode, the quiescent current drops to typically 300nA.

7.4.2 Standby Mode

The internal LDO has a lower EN threshold than the output EN threshold. When the EN pin voltage is above 1V (maximum) and below the precision enable threshold for the output voltage, the internal LDO regulates the VCC voltage at 3.3V typical. The internal power MOSFETs of the SW node remain off unless the voltage on EN pin goes above the precision enable threshold. The TPSM336xx-Q1 also engages UVLO protection.

7.4.3 Active Mode

The TPSM336xx-Q1 is in active mode whenever the EN pin is above V_{EN_RISE} , V_{IN} is greater than $V_{IN(min)}$, and no other fault conditions are present. The simplest way to enable the operation is to connect the EN pin to V_{IN} , which allows self start-up when the applied input voltage exceeds the minimum $V_{IN(min)}$.

Depending on the load current, input voltage, and output voltage, the TPSM336xx-Q1 is in one of five modes:

- Continuous conduction mode (CCM) with fixed switching frequency (f_{SW}) when load current is above half of the inductor current ripple
- Auto mode - Light Load Operation: PFM where f_{SW} is decreased at very light load
- FPWM mode - Light Load Operation: Continuous conduction mode (CCM) when the load current is lower than half of the inductor current ripple
- Minimum on time: At high input voltage and low output voltages, the f_{SW} is reduced to maintain regulation
- Dropout mode: When f_{SW} is reduced to minimize voltage dropout

7.4.3.1 CCM Mode

The following operating description of the TPSM336xx-Q1 refers to the [Functional Block Diagram](#). In CCM, the TPSM336xx-Q1 supplies a regulated output voltage by turning on the internal high-side (HS) and low-side (LS) switches with varying duty cycle (D). During the HS switch on time, the SW pin voltage, V_{SW} , swings up to approximately V_{IN} , and the inductor current increases with a linear slope. The HS switch is turned off by the control logic. During the HS switch off time, t_{OFF} , the LS switch is turned on. Inductor current discharges through the LS switch, which forces the V_{SW} to swing below ground by the voltage drop across the LS switch. The buck module converter loop adjusts the duty cycle to maintain a constant output voltage. D is defined by the on time of the HS switch over the switching period:

$$D = T_{ON} \div T_{SW} \quad (6)$$

In an ideal buck module converter where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage:

$$D = V_{OUT} \div V_{IN} \quad (7)$$

7.4.3.2 Auto Mode – Light-Load Operation

The TPSM336xx-Q1 can have two behaviors while lightly loaded. One behavior, called auto mode operation, allows for seamless transition between normal current mode operation while heavily loaded and highly efficient light-load operation. The other behavior, called FPWM mode, maintains full frequency even when unloaded. Which mode the TPSM336xx-Q1 operates in depends on which variant from this family is selected. Note that all parts operate in FPWM mode when synchronizing frequency to an external signal.


The light-load operation is employed in the TPSM336xx-Q1 only in auto mode. The light load operation employs two techniques to improve efficiency:

- Diode emulation, which allows DCM operation (See [Figure 7-13](#))
- Frequency reduction (See [Figure 7-14](#))

Note that while these two features operate together to improve light load efficiency, these features operate independently of each other.

7.4.3.2.1 Diode Emulation

Diode emulation prevents reverse current through the inductor which potentially requires a lower frequency needed to regulate given a fixed peak inductor current. Diode emulation also limits ripple current as frequency is reduced. With a fixed peak current, as output current is reduced to zero, reduce frequency to near zero to maintain regulation.




In auto mode, the low-side device is turned off after SW node current is near zero. As a result, after output current is less than half of what inductor ripple can be in CCM, the device operates in DCM, which is equivalent to the statement that diode emulation is active.

Figure 7-13. PFM Operation

The TPSM336xx-Q1 has a minimum peak inductor current setting while in auto mode. After current is reduced to a low value with fixed input voltage, on time is constant. Regulation is then achieved by adjusting frequency. This mode of operation is called PFM mode regulation.

7.4.3.2.2 Frequency Reduction

The TPSM336xx-Q1 reduces frequency whenever output voltage is high. This function is enabled whenever the internal error amplifier compensation output, COMP, an internal signal, is low and there is an offset between the regulation set point of VOUT/FB and the voltage applied to VOUT/FB. The net effect is that there is larger output impedance while lightly loaded in auto mode than in normal operation. Output voltage must be approximately 1% high when the part is completely unloaded.




In auto mode, after output current drops below approximately 1/10th the rated current of the part, output resistance increases so that output voltage is 1% high while the buck is completely unloaded.

Figure 7-14. Steady State Output Voltage Versus Output Current in Auto Mode

In PFM operation, a small DC positive offset is required on the output voltage to activate the PFM detector. The lower the frequency in PFM, the more DC offset is needed on V_{OUT} . If the DC offset on V_{OUT} is not acceptable, a dummy load at V_{OUT} or FPWM mode can be used to reduce or eliminate this offset.

7.4.3.3 FPWM Mode – Light-Load Operation

In FPWM mode, frequency is maintained while the output is lightly loaded. To maintain frequency, a limited reverse current is allowed to flow through the inductor. Reverse current is limited by negative current limit circuitry, see [Electrical Characteristics](#) for negative current limit values.



In FPWM mode, Continuous Conduction (CCM) is possible even if I_{OUT} is less than half of I_{ripple} .


Figure 7-15. FPWM Mode Operation

For all devices, in FPWM mode, frequency reduction is still available if output voltage is high enough to command minimum on time even while lightly loaded, allowing good behavior during faults which involve output being pulled up.

7.4.3.4 Minimum On-Time (High Input Voltage) Operation

The TPSM336xx-Q1 continues to regulate output voltage even if the input-to-output voltage ratio requires an on time less than the minimum on time of the chip with a given clock setting. This action is accomplished using valley current control. At all times, the compensation circuit dictates both a maximum peak inductor current and a maximum valley inductor current. If for any reason, valley current is exceeded, the clock cycle is extended until valley current falls below that determined by the compensation circuit. If the power module is not operating in current limit, the maximum valley current is set above the peak inductor current, preventing valley control from being used unless there is a failure to regulate using peak current only. If the input-to-output voltage ratio is too high, such that the inductor current peak value exceeds the peak command dictated by compensation, the high-side device cannot be turned off quickly enough to regulate output voltage. As a result, the compensation

circuit reduces both peak and valley current. After a low enough current is selected by the compensation circuit, valley current matches that being commanded by the compensation circuit. Under these conditions, the low-side device is kept on and the next clock cycle is prevented from starting until inductor current drops below the desired valley current. Because on time is fixed at the minimum value, this type of operation resembles that of a device using a Constant On-Time (COT) control scheme; see [Figure 7-16](#).




In valley control mode, minimum inductor current is regulated, not peak inductor current.

Figure 7-16. Valley Current Mode Operation


7.4.3.5 Dropout

Dropout operation is defined as any input-to-output voltage ratio that requires frequency to drop to achieve the required duty cycle. At a given clock frequency, duty cycle is limited by minimum off time. After this limit is reached as shown in [Figure 7-18](#) if clock frequency is to be maintained, the output voltage can fall. Instead of allowing the output voltage to drop, the TPSM336xx-Q1 extends the high-side switch on time past the end of the clock cycle until the needed peak inductor current is achieved. The clock is allowed to start a new cycle after peak inductor current is achieved or after a predetermined maximum on time, t_{ON-MAX} , of approximately 9μs passes. As a result, after the needed duty cycle cannot be achieved at the selected clock frequency due to the existence of a minimum off time, frequency drops to maintain regulation. As shown in [Figure 7-17](#), if input voltage is low enough so that output voltage cannot be regulated even with an on time of t_{ON-MAX} , output voltage drops to slightly below the input voltage by V_{DROP} . For additional information on recovery from dropout, refer to [Section 7.3.9.1](#).



Output voltage and frequency versus input voltage: If there is little difference between input voltage and output voltage setting, the IC reduces frequency to maintain regulation. If input voltage is too low to provide the desired output voltage at approximately 110kHz, input voltage tracks output voltage.

Figure 7-17. Frequency and Output Voltage in Dropout



Switching waveforms while in dropout. Inductor current takes longer than a normal clock to reach the desired peak value. As a result, frequency drops. This frequency drop is limited by t_{ON_MAX} .

Figure 7-18. Dropout Waveforms

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TPSM336xx-Q1 only requires a few external components to convert from a wide range of supply voltages to a fixed output voltage. To expedite and streamline the process of designing a TPSM336xx-Q1, [WEBENCH](#) circuit design and selection simulation services online software is available to generate complete designs, leveraging iterative design procedures and access to comprehensive component databases. The following section describes the design procedure to configure the TPSM336xx-Q1 power module.

As mentioned previously, the TPSM336xx-Q1 also integrates several optional features to meet system design requirements, including precision enable, UVLO, and PGOOD indicator. The following application circuit detailed shows TPSM336xx-Q1 configuration options designed for several application use cases. Refer to the [TPSM33620QEVM Evaluation Module EVM user's guide](#) for more detail.

Note

All of the capacitance values given in the following application information refer to *effective* values unless otherwise stated. The *effective* value is defined as the actual capacitance under DC bias and temperature, not the rated or nameplate values. Use high-quality, low-ESR, ceramic capacitors with an X7R or better dielectric throughout. All high value ceramic capacitors have a large voltage coefficient in addition to normal tolerances and temperature effects. Under DC bias the capacitance drops considerably. Large case sizes and higher voltage ratings are better in this regard. To help mitigate these effects, multiple capacitors can be used in parallel to bring the minimum *effective* capacitance up to the required value. This action can also ease the RMS current requirements on a single capacitor. A careful study of bias and temperature variation of any capacitor bank must be made to make sure that the minimum value of *effective* capacitance is provided.

8.2 Typical Application

Figure 8-1 shows a typical application circuit for the TPSM336xx-Q1. This device is designed to function over a wide range of external components and system parameters. However, the internal compensation is optimized for a certain range of switching frequencies and output capacitance.




Figure 8-1. Example Application Circuit (TPSM336xx-Q1)

Table 8-1. Typical External Component Values for Adjustable Output TPSM33620-Q1

f_{sw} (kHz)	V_{OUT} (V)	NOMINAL C_{OUT} (RATED CAPACITANCE)	R_{FBT} ⁽¹⁾ (k Ω)	R_{FBB} ⁽¹⁾ (k Ω)	C_{IN}	C_{VCC}	C_{FF}
2200	3.3	$2 \times 22\mu F$	33.2	14.3	$4.7\mu F + 1 \times 100nF$	$1\mu F$	10pF
2200	5	$2 \times 22\mu F$	49.9	12.4	$4.7\mu F + 1 \times 100nF$	$1\mu F$	10pF

(1) For R_{FBT} and R_{FBB} values outside the range stated above, see Section 7.3.2.

Table 8-2. Typical External Component Values for Fixed Output TPSM33620-Q1

f_{sw} (kHz)	V_{OUT} (V)	NOMINAL C_{OUT} (RATED CAPACITANCE)	R_{FBT} (k Ω)	R_{FBB} ⁽¹⁾ (k Ω)	C_{IN}	C_{VCC}	C_{FF} ⁽¹⁾
2200	3.3	$2 \times 22\mu F$	0	DNP	$4.7\mu F + 1 \times 100nF$	$1\mu F$	DNP
2200	5	$2 \times 22\mu F$	0	DNP	$4.7\mu F + 1 \times 100nF$	$1\mu F$	DNP

(1) DNP = Do Not Populate

Table 8-3. Typical External Component Values for Fixed Output TPSM33610/06-Q1

Device	V_{OUT} (V) ⁽¹⁾	NOMINAL C_{OUT} (RATED CAPACITANCE)	C_{IN}	C_{VCC} (μF)	C_{FF} ⁽²⁾
TPSM33610-Q1	3.3	$1 \times 22\mu F$	$4.7\mu F + 1 \times 100nF$	1	DNP
TPSM33606-Q1	5	$1 \times 22\mu F$	$4.7\mu F + 1 \times 100nF$	1	DNP

(1) R_{FBT} is short and R_{FBB} is DNP for fixed output configuration

(2) DNP = Do Not Populate

8.2.1 Design Requirements

[Detailed Design Procedure](#) provides instructions to design and select components according to [Table 8-4](#).

Table 8-4. Detailed Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	4.5V to 36V
Output voltage	3.3V
Maximum output current	0A to 2A
Switching frequency	2.2MHz (fixed)

8.2.2 Detailed Design Procedure

[Figure 8-2](#) shows the design procedure that follows and the resulting component selection.




Figure 8-2. 3.3V VOUT Design Example

8.2.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPSM336xx-Q1 devices with the WEBENCH® Power Designer.

1. Start by entering the input voltage (VIN), output voltage (VOUT), and output current (IOUT) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial
3. Compare the generated design with other possible solutions from Texas Instruments. The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.2.2 Setting the Output Voltage

This device is a fixed, adjustable device. If a fixed 3.3V output voltage is desired, the user can connect the VOUT/FB pin directly to the output capacitor. The 3.3V or 5V fixed output options are factory trimmed and are unique to a specific device. See [Section 4](#) for the selection of fixed output voltage versions. If an adjustable

output voltage is desired, this output voltage can be set with a resistor divider. For more information on how to choose the feedback resistor values, please see [Section 7.3.2](#) and [Section 7.3.2.1](#).

8.2.2.3 Input Capacitor Selection

The TPSM336xx-Q1 requires a minimum input capacitance of 4.7μF. An additional 0.1μF capacitor in parallel is recommended for improved bypassing. High-quality ceramic type capacitors with sufficient voltage and temperature rating are required. The voltage rating of input capacitors must be greater than the maximum input voltage. To compensate for the derating of ceramic capacitors, TI recommends a voltage rating of about twice the maximum input voltage or placing multiple capacitors in parallel. For this design, a 4.7μF and a 0.1μF, 50V rated capacitors are used.

Using an electrolytic capacitor on the input in parallel with the ceramics is often desirable. This statement is especially true if long leads or traces are used to connect the input supply to the regulator. The moderate ESR of this capacitor can help damp any ringing on the input supply caused by the long power leads. The use of this additional capacitor also helps with voltage dips caused by input supplies with untypically high impedance.

Refer to [Table 8-5](#) for example input capacitor part numbers to consider.

Table 8-5. Recommended Input Capacitors

VENDOR ⁽¹⁾	DIELECTRIC	PART NUMBER	CASE SIZE	CAPACITOR CHARACTERISTICS	
				VOLTAGE RATING (V)	CAPACITANCE (μF) ⁽²⁾
TDK	X7R	C3225X7R1H475K2 50AB	1210	50	4.7
Würth	X7R	885012209048	1210	50	4.7
Murata	X5R	GRM155R61H104M E14D	0402	50	0.1
Chemi-Con	Electrolytic	EMVY500ADA101M HA0G	HA0	50	100

(1) Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table. See the *Third-Party Products Disclaimer*.

(2) Nameplate capacitance values (the effective values are lower based on the applied DC voltage and temperature).

8.2.2.4 Output Capacitor Selection

For a 3.3V output, the TPSM336xx-Q1 requires a minimum of 40μF effective output capacitance for proper operation. The effects of DC bias and temperature variation must be considered when using ceramic capacitance. Additional output capacitance can be added to reduce ripple voltage or for applications with transient load requirements.

In practice, the output capacitor has the most influence on the transient response and loop-phase margin. Load transient testing and bode plots are the best way to validate any given design and must always be completed before the application goes into production. In addition to the required output capacitance, a small ceramic capacitor placed on the output node can help reduce high-frequency noise. Small-case size ceramic capacitors in the range of 1nF to 100nF can be very helpful in reducing spikes on the output node caused by the board parasitics.

Limit the maximum value of total output capacitance to about 10 times the design value, or 1000μF, whichever is smaller. Large values of output capacitance can adversely affect the start-up behavior of the regulator as well as the loop stability. If values larger than noted here must be used, then a careful study of start-up at full load and loop stability must be performed.

For this design example, select 2 × 22μF, 16V, 1210 case size, ceramic capacitors, which have a total effective capacitance of approximately 40μF at 3.3V. Review [Section 6.3](#) for example output capacitor selection.

8.2.2.5 VCC

The VCC pin is the output of the internal LDO used to supply the control circuits of the regulator. This output requires a 1μF, 16V ceramic capacitor connected from VCC to GND for proper operation. In general, this output must not be loaded with any external circuitry. However, this output can be used to supply the pullup for the power-good function (see [Power-Good Output Operation](#)). A value in the range of 10kΩ to 100kΩ is a good choice in this case. The nominal output voltage on VCC is 3.3V; see [Electrical Characteristics](#) for limits.

8.2.2.6 C_{FF} Selection

In some cases, a feedforward capacitor can be used across R_{FBT} to improve the load transient response or improve the loop-phase margin. The [Optimizing Transient Response of Internally Compensated DC-DC Converters with Feedforward Capacitor application note](#) is helpful when experimenting with a feedforward capacitor.

Due to the nature of the feedback detect circuitry, the value of C_{FF} must be limited to make sure that the desired output voltage is established when configuring for adjustable output voltages. Follow [Equation 8](#) to verify that C_{FF} remains below the maximum value.

$$C_{FF} < C_{OUT} \times \frac{\sqrt{V_{OUT}}}{1.2 \times 10^6} \quad (8)$$

8.2.2.7 Power-Good Signal

Applications requiring a power-good signal to indicate that the output voltage is present and in regulation must use a pullup resistor between the PGOOD pin and a valid voltage source. This voltage source can be VCC or VOUT, as example.

8.2.2.8 Maximum Ambient Temperature

As with any power conversion device, the TPSM336xx-Q1 dissipates internal power while operating. The effect of this power dissipation is to raise the internal temperature of the power module above ambient. The internal die and inductor temperature (T_J) is a function of the ambient temperature, the power loss, and the effective thermal resistance, R_{θJA}, of the module and PCB combination. The maximum junction temperature for the TPSM336xx-Q1 must be limited to 150°C. This limit establishes a limit on the maximum module power dissipation and, therefore, the load current. [Equation 9](#) shows the relationships between the important parameters. Seeing that larger ambient temperatures (T_A) and larger values of R_{θJA} reduce the maximum available output current is easy. The power module efficiency can be estimated by using the curves provided in this datasheet. If the desired operating conditions cannot be found in one of the curves, interpolation can be used to estimate the efficiency. Alternatively, the EVM can be adjusted to match the desired application requirements and the efficiency can be measured directly. The correct value of R_{θJA} is more difficult to estimate. Lastly, safe-operation-area curves and module thermal captures developed through bench analysis on the EVM can be used to provide insights on the output power capability. These curves can be found in the [Application Curves](#) section of the datasheet.

As stated in the [Semiconductor and IC Package Thermal Metrics application note](#) the values given in the [Thermal Information](#) section are not valid for design purposes and must not be used to estimate the thermal performance of the application. The values reported in that table are measured under a specific set of conditions that are rarely obtained in an actual application.

$$I_{OUT, max} = \frac{(T_J - T_A)}{R_{\theta JA}} \times \frac{\eta}{(1 - \eta)} \times \frac{1}{V_{OUT}} \quad (9)$$

where

η is the efficiency.

The effective R_{θJA} (TPSM33625EVM = 22°C/W) is a critical parameter and depends on many factors such as the following:

- Power dissipation
- Air temperature, flow
- PCB area
- Copper heat-sink area
- Number of thermal vias under the package
- Adjacent component placement

The IC power loss mentioned above is the overall power loss minus the loss that comes from the inductor DC resistance. The overall power loss can be approximated by using WEBENCH circuit design and selection simulation services for a specific operating condition and temperature.

Use the following resources as guides to excellent thermal PCB design and estimating $R_{\theta JA}$ for a given application environment:

- [AN-2020 Thermal Design By Insight, Not Hindsight](#) application note
- [AN-1520a Guide to Board Layout for Best Thermal Resistance for Exposed Packages](#) application note
- [Semiconductor and IC Package Thermal Metrics](#) application note
- [PCB Thermal Calculator](#)

8.2.2.9 Other Connections

- Connecting the MODE/SYNC pin to an external clock forces the device into SYNC operation. Connecting the MODE/SYNC pin low allows the device to operate in PFM mode at light load. Connecting the MODE/SYNC pin high puts the device into FPWM mode and allows full frequency operation independent of load current.
- A resistor divider network on the EN pin can be added for a precision input undervoltage lockout (UVLO).
- For fixed output voltage configuration, connect VOUT pin to FB.
- Place a 1 μ F capacitor between the VCC pin and PGND, located near to the device.
- A pullup resistor between the PGOOD pin and a valid voltage source to generate a power-good signal.

8.2.3 Application Curves




Figure 8-3. Auto Mode Efficiency (Log), 3.3VOUT, 2.2MHz




Figure 8-4. FPWM Mode Efficiency (Log), 3.3VOUT, 2.2MHz




Figure 8-5. Max Ambient Temperature vs Load Current (Analysis on TPSM33620QEV), 3.3VOUT, 2.2MHz




Figure 8-6. CISPR 25, CE Scan 150kHz – 108MHz, (Purple Peak, Green AVG), 12VIN, 3.3VOUT, 2.2MHz, 2A Load Current




Figure 8-7. Thermal Capture, 13.5VIN, 3.3VOUT, 2.2MHz, 2A Load Current




Figure 8-8. Thermal Capture, 36VIN, 3.3VOUT, 2.2MHz, 2A Load Current

8.2.3 Application Curves (continued)




Figure 8-9. Startup, 12VIN, 3.3VOUT, 2.2MHz, 2A Load Current




Figure 8-10. Startup, 12VIN, 3.3VOUT, 2.2MHz, 0A Load Current




Figure 8-11. SW Node, 12VIN, 3.3VOUT, 2.2MHz, 2A Load Current




Figure 8-12. SW Node, 12VIN, 3.3VOUT, 2.2MHz, 0A Load Current




Figure 8-13. Load Transient, 12VIN, 3.3VOUT, 2.2MHz (FPWM), 0A to 2A, 1A/μs, COUT = 2x 22μF




Figure 8-14. Load Transient, 12VIN, 3.3VOUT, 2.2MHz (Auto), 0A to 2A, 1A/μs, COUT = 2x 22μF

8.2.3 Application Curves (continued)




Figure 8-15. Load Transient, 12VIN, 3.3VOUT, 2.2MHz (FPWM), 0.5A to 1.5A, 1A/μs, COUT = 2x 22μF




Figure 8-16. Dropout, 12VIN, 3.3VOUT, 2.2MHz (FPWM)




Figure 8-17. Input Supply Current versus Output Current for 5V Fixed Output Option




Figure 8-18. Typical Input EMI Filter

8.3 Best Design Practices

- Do not exceed the [Absolute Maximum Ratings](#).
- Do not exceed the [Recommended Operating Conditions](#).
- Do not exceed the [ESD Ratings](#).
- Do not allow the EN input to float.
- Do not allow the output voltage to exceed the input voltage, nor go below ground.
- Follow all the guidelines and suggestions found in this datasheet before committing the design to production. TI application engineers are ready to help critique design and PCB layout to help make projects a success.

8.4 Power Supply Recommendations

The TPSM336xx-Q1 buck module is designed to operate over a wide input voltage range of 3V to 36V. The characteristics of the input supply must be compatible with the [Absolute Maximum Ratings](#) and [Recommended Operating Conditions](#) in this datasheet. In addition, the input supply must be capable of delivering the required input current to the loaded regulator circuit. Use [Equation 10](#) to estimate the average input current.

$$I_{IN} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} \quad (10)$$

where

η = efficiency

If the module is connected to an input supply through long wires or PCB traces with a large impedance, verify that stable performance is achieved. The parasitic inductance and resistance of the input cables can have an adverse affect on module operation. More specifically, the parasitic inductance in combination with the low-ESR ceramic input capacitors form an under-damped resonant circuit, possibly resulting in instability, voltage transients, or both, each time the input supply is cycled ON and OFF. The parasitic resistance causes the input voltage to dip during a load transient. If the module is operating close to the minimum input voltage, this dip can cause false UVLO triggering and a system reset.

The best way to solve such issues is to reduce the distance from the input supply to the module and use an electrolytic input capacitor in parallel with the ceramics. The moderate ESR of the electrolytic capacitor helps damp the input resonant circuit and reduce any overshoot or undershoot at the input. A capacitance in the range of 47 μ F to 100 μ F is typically sufficient to provide input parallel damping and helps hold the input voltage steady during large load transients. A typical ESR of 0.1 Ω to 0.4 Ω provides enough damping for most input circuit configurations.

8.5 Layout

The performance of any switching power supply depends as much upon the layout of the PCB as the component selection. Use the following guidelines to design a PCB with the best power conversion performance, peak thermal performance, and minimal generation of unwanted EMI.

8.5.1 Layout Guidelines

The PCB layout of any DC/DC module is critical to the peak performance of the design. Poor PCB layout can disrupt the operation of an otherwise good schematic design. Even if the module regulates correctly, bad PCB layout can mean the difference between a robust design and one that cannot be mass produced. Furthermore, to a great extent, the EMI performance of the regulator is dependent on the PCB layout. In a buck converter module, the most critical PCB feature is the loop formed by the input capacitor or capacitors and power ground, as shown in [Figure 8-19](#). This loop carries large transient currents that can cause large transient voltages when reacting with the trace inductance. These unwanted transient voltages disrupt the proper operation of the power module. Because of this disrupt, the traces in this loop must be wide and short, and the loop area as small as possible to reduce the parasitic inductance. [Layout Example](#) shows a recommended layout for the critical components of the TPSM336xx-Q1.

1. *Place the input capacitors as close as possible to the VIN and GND terminals.* VIN and GND pins are adjacent, simplifying the input capacitor placement.

2. *Place bypass capacitor for VCC close to the VCC pin.* This capacitor must be placed close to the device and routed with short, wide traces to the VCC and GND pins.
3. *Place the feedback divider as close as possible to the FB pin of the device.* Place R_{FBB} , R_{FBT} , and C_{FF} , if used, physically close to the device. The connections to FB and GND must be short and close to those pins on the device. The connection to V_{OUT} can be somewhat longer. However, the latter trace must not be routed near any noise source (such as the SW node) that can capacitively couple into the feedback path of the regulator.
4. *Use at least one ground plane in one of the middle layers.* This plane acts as a noise shield and as a heat dissipation path.
5. *Provide wide paths for VIN, VOUT, and GND.* Making these paths as wide and direct as possible reduces any voltage drops on the input or output paths of the power module and maximizes efficiency.
6. *Provide enough PCB area for proper heat-sinking.* Sufficient amount of copper area must be used to make sure of a low $R_{\theta JA}$, commensurate with the maximum load current and ambient temperature. The top and bottom PCB layers must be made with two ounce copper and no less than one ounce. If the PCB design uses multiple copper layers (recommended), these thermal vias can also be connected to the inner layer heat-spreading ground planes.
7. *Use multiple vias* to connect the power planes to internal layers.
8. Refer to [EMI Report for TPSM33620-Q1 EMI Engineering board application note](#) for EMI critical applications and layout guidelines.

See the following PCB layout resources for additional important guidelines:

- [Layout Guidelines for Switching Power Supplies application note](#)
- [Simple Switcher PCB Layout Guidelines application note](#)
- [Construction Your Power Supply- Layout Considerations seminar](#)




Figure 8-19. Current Loops With Fast Edges

8.5.1.1 Ground and Thermal Considerations

TI recommends using one of the middle layers as a solid ground plane. A ground plane provides shielding for sensitive circuits and traces as well as a quiet reference potential for the control circuitry. Connect the GND pin to the ground planes using vias next to the bypass capacitors. Constrain the GND, VIN, and SW traces to one side of the ground planes. The other side of the ground plane contains much less noise; use for sensitive routes.

TI recommends providing adequate device heat-sinking by having enough copper near the GND pin. See [Figure 8-20](#) for example layout. Use as much copper as possible, for system ground plane, on the top and bottom layers for the best heat dissipation. Use a four-layer board with the copper thickness for the four layers, starting from the top as:

1. 2oz
2. 1oz

3. 1oz
4. 2oz

A four-layer board with enough copper thickness, and proper layout, provides low current conduction impedance, proper shielding, and lower thermal resistance.

8.5.2 Layout Example




Figure 8-20. Example Layout Top Layer




Figure 8-21. Example Layout Bottom Layer

9 Device and Documentation Support

9.1 Device Support

9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

9.1.2 Development Support

9.1.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPSM336xx-Q1 devices with the WEBENCH® Power Designer.

1. Start by entering the input voltage (VIN), output voltage (VOUT), and output current (IOUT) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial
3. Compare the generated design with other possible solutions from Texas Instruments. The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

9.1.3 Device Nomenclature

Figure 9-1 shows the device naming nomenclature of the TPSM336xx-Q1. See [Section 4](#) for the availability of each variant. Contact TI sales representatives or on TI's [E2E support forum](#) for detail and availability of other options; minimum order quantities apply.




Figure 9-1. Device Naming Nomenclature

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Thermal Design by Insight not Hindsight application note](#)
- Texas Instruments, [A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages application note](#)
- Texas Instruments, [Semiconductor and IC Package Thermal Metrics application note](#)
- Texas Instruments, [PCB thermal calculator, design resource](#)
- Texas Instruments, [EMI Report for TPSM33620-Q1 EMI Engineering board application note](#)
- Texas Instruments, [Layout Guidelines for Switching Power Supplies application note](#)

- Texas Instruments, [Simple Switcher PCB Layout Guidelines](#) application note
- Texas Instruments, [Construction Your Power Supply- Layout Considerations](#) seminar

9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

9.5 Trademarks

HotRod™ and TI E2E™ are trademarks of Texas Instruments.
WEBENCH® is a registered trademark of Texas Instruments.
All trademarks are the property of their respective owners.

9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (November 2025) to Revision E (September 2026)	Page
• Deleted ZEN 1 switcher terminology and added MINT 1 switcher terminology on the first page of the document.....	1

Changes from Revision C (September 2025) to Revision D (November 2025)	Page
• Added ZEN 1 verbiage to title.....	0
• Changed "Designed for ultra-low EMI Requirements" to "ZEN 1 Switcher".....	1
• Added sentence referencing ZEN 1 Switcher features.....	1

Changes from Revision B (July 2025) to Revision C (September 2025)	Page
• Deleted Product Preview note from TPSM33610-Q1.....	1
• Changed status of all devices from Product Preview to Production Data in Device Comparison Table	4

Changes from Revision A (June 2025) to Revision B (July 2025)	Page
• Deleted Product Preview note from TPSM33606-Q1.....	1

-
- Deleted Product Preview note from TPSM33606S5QRDNRQ1 in [Device Comparison Table](#)4
-

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPSM33606S3QRDNRQ1	Active	Production	QFN-FCMOD (RDN) 11	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	33606S3Q
TPSM33606S5QRDNRQ1	Active	Production	QFN-FCMOD (RDN) 11	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	33606S5Q
TPSM33610S3QRDNRQ1	Active	Production	QFN-FCMOD (RDN) 11	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	33610S3Q
TPSM33610S5QRDNRQ1	Active	Production	QFN-FCMOD (RDN) 11	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	33610S5Q
TPSM336203QRDNRQ1	Active	Production	QFN-FCMOD (RDN) 11	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	336203Q
TPSM33620S3QRDNRQ1	Active	Production	QFN-FCMOD (RDN) 11	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	33620S3Q
TPSM33620S5QRDNRQ1	Active	Production	QFN-FCMOD (RDN) 11	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	33620S5Q

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPSM33606S3QRDNRQ1	QFN-FCMOD	RDN	11	3000	330.0	12.4	3.8	4.8	2.3	8.0	12.0	Q1
TPSM33606S5QRDNRQ1	QFN-FCMOD	RDN	11	3000	330.0	12.4	3.8	4.8	2.3	8.0	12.0	Q1
TPSM33610S3QRDNRQ1	QFN-FCMOD	RDN	11	3000	330.0	12.4	3.8	4.8	2.3	8.0	12.0	Q1
TPSM33610S5QRDNRQ1	QFN-FCMOD	RDN	11	3000	330.0	12.4	3.8	4.8	2.3	8.0	12.0	Q1
TPSM33620S3QRDNRQ1	QFN-FCMOD	RDN	11	3000	330.0	12.4	3.8	4.8	2.3	8.0	12.0	Q1
TPSM33620S5QRDNRQ1	QFN-FCMOD	RDN	11	3000	330.0	12.4	3.8	4.8	2.3	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPSM33606S3QRDNRQ1	QFN-FCMOD	RDN	11	3000	367.0	367.0	38.0
TPSM33606S5QRDNRQ1	QFN-FCMOD	RDN	11	3000	367.0	367.0	38.0
TPSM33610S3QRDNRQ1	QFN-FCMOD	RDN	11	3000	367.0	367.0	38.0
TPSM33610S5QRDNRQ1	QFN-FCMOD	RDN	11	3000	367.0	367.0	38.0
TPSM336203QRDNRQ1	QFN-FCMOD	RDN	11	3000	367.0	367.0	38.0
TPSM33620S3QRDNRQ1	QFN-FCMOD	RDN	11	3000	367.0	367.0	38.0
TPSM33620S5QRDNRQ1	QFN-FCMOD	RDN	11	3000	367.0	367.0	38.0

GENERIC PACKAGE VIEW


RDN 11

QFN-FCMOD - 2.1 mm max height

3.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025