

## TVS3300 33-V Flat-Clamp Surge Protection Device

### 1 Features

- Protection Against 1 kV, 42 Ω IEC 61000-4-5 Surge Test for Industrial Signal Lines
- Max Clamping Voltage of 40 V at 35 A of 8/20 μs Surge Current
- Standoff Voltage: 33 V
- Tiny 1.1 mm<sup>2</sup> W CSP and 4 mm<sup>2</sup> SON Footprints
- Survives Over 4,000 Repetitive Strikes of 30 A 8/20 μs Surge Current at 125°C
- Robust Surge Protection
  - IEC61000-4-5 (8/20 μs): 35 A
  - IEC61643-321 (10/1000 μs): 4 A
- Low Leakage Current
  - 19 nA Typical at 27°C
  - 28 nA Typical at 85°C
- Low Capacitance: 130 pF
- Integrated Level 4 IEC 61000-4-2 ESD Protection

### 2 Applications

- Industrial Sensors
- PLC I/O Modules
- 24 V Power Lines or Digital Switching Lines
- 4/20 mA Loops
- Appliances
- Medical Equipment
- Motor Drivers

### 3 Description

The TVS3300 robustly shunts up to 35 A of IEC 61000-4-5 fault current to protect systems from high power transients or lightning strikes. The device offers a solution to the common industrial signal line EMC requirement to survive up to 1 kV IEC 61000-4-5 open circuit voltage coupled through a 42 Ω impedance. The TVS3300 uses a unique feedback mechanism to ensure precise flat clamping during a fault, assuring system exposure below 40 V. The tight voltage regulation allows designers to confidently select system components with a lower voltage tolerance, lowering system costs and complexity without sacrificing robustness.

In addition, the TVS3300 is available in small 1 mm × 1.1 mm W CSP and 2 mm × 2 mm SON footprints which are ideal for space constrained applications, offering up to a 90 percent reduction in size compared to industry standard SMA and SMB packages. The extremely low device leakage and capacitance ensure a minimal effect on the protected line. To ensure robust protection over the lifetime of the product, TI tests the TVS3300 against 4000 repetitive surge strikes at high temperature with no shift in device performance.


The TVS3300 is part of TI's Flat-Clamp family of surge devices. For more information on the other devices in the family, see the [Device Comparison Table](#)

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TVS3300	WCSP (4)	1.062 mm × 1.116 mm
	SON (6)	2.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Footprint Comparison



### Voltage Clamp Response to 8/20 μs Surge Event



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

## Table of Contents

<b>1</b>	<b>Features</b>	1	8.4	Reliability Testing	9
<b>2</b>	<b>Applications</b>	1	8.5	Device Functional Modes	9
<b>3</b>	<b>Description</b>	1	<b>9</b>	<b>Application and Implementation</b>	11
<b>4</b>	<b>Revision History</b>	2	9.1	Application Information	11
<b>5</b>	<b>Device Comparison Table</b>	3	9.2	Typical Application	11
<b>6</b>	<b>Pin Configuration and Functions</b>	4	<b>10</b>	<b>Power Supply Recommendations</b>	12
<b>7</b>	<b>Specifications</b>	5	<b>11</b>	<b>Layout</b>	13
7.1	Absolute Maximum Ratings	5	11.1	Layout Guidelines	13
7.2	ESD Ratings - JEDEC	5	11.2	Layout Example	13
7.3	ESD Ratings - IEC	5	<b>12</b>	<b>Device and Documentation Support</b>	15
7.4	Recommended Operating Conditions	5	12.1	Documentation Support	15
7.5	Thermal Information	5	12.2	Receiving Notification of Documentation Updates	15
7.6	Electrical Characteristics	6	12.3	Community Resources	15
7.7	Typical Characteristics	7	12.4	Trademarks	15
<b>8</b>	<b>Detailed Description</b>	9	12.5	Electrostatic Discharge Caution	15
8.1	Overview	9	12.6	Glossary	15
8.2	Functional Block Diagram	9	<b>13</b>	<b>Mechanical, Packaging, and Orderable</b>	15
8.3	Feature Description	9	<b>Information</b>		

## 4 Revision History

Changes from Revision B (April 2017) to Revision C	Page
• Data Sheet revised to match other TVSxx00 family devices	1

Changes from Revision A (March 2017) to Revision B	Page
• Updated standard for (10/1000 $\mu$ s) from IEC 61000-4-5 to IEC 61643-321 in the <i>Absolute Maximum Ratings</i> table	5


  

Changes from Original (Feb 2017) to Revision A	Page
• Added SON package option	1
• Added $\pm 11$ -kV Contact Discharge (SON) to the <i>Features</i> section	1
• Added Peak pulse—clamping direction specs for SON package in the <i>Absolute Maximum Ratings</i> table	5
• Added IEC 61000-4-2 contact discharge spec for SON package in the <i>ESD Ratings - IEC</i> table	5
• Added $T_A = 27^\circ\text{C}$ condition to dynamic resistance in the <i>Electrical Characteristics</i> table	5

## 5 Device Comparison Table

Device	$V_{rwm}$	$V_{clamp}$ at $I_{pp}$	$I_{pp}$ (8/20 $\mu$ s)	$V_{rwm}$ leakage (nA)	Package Options	Polarity
TVS0500	5	9.2	43	0.07	SON	Unidirectional
TVS1400	14	18.4	43	2	SON	Unidirectional
TVS1800	18	22.8	40	0.5	SON	Unidirectional
TVS2200	22	27.7	40	3.2	SON	Unidirectional
TVS2700	27	32.5	40	1.7	SON	Unidirectional
TVS3300	33	38	35	19	WCSP, SON	Unidirectional

## 6 Pin Configuration and Functions



### Pin Functions

PIN			TYPE	DESCRIPTION
NAME	YZF	DRV		
IN	B1, B2	4, 5, 6	I	ESD and surge protected channel
GND	A1, A2	1, 2, 3, exposed thermal pad	GND	Ground

## 7 Specifications

### 7.1 Absolute Maximum Ratings

$T_A = 27^\circ\text{C}$  (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Maximum Surge	IEC 61000-4-5 Current (8/20 $\mu\text{s}$ )		35	A
	IEC 61000-4-5 Power (8/20 $\mu\text{s}$ )		1330	W
	IEC 61643-321 Current (10/1000 $\mu\text{s}$ ) - WCSP		4	A
	IEC 61643-321 Power (10/1000 $\mu\text{s}$ ) - WCSP		150	W
	IEC 61643-321 Current (10/1000 $\mu\text{s}$ ) - DRV		3.5	A
	IEC 61643-321 Power (10/1000 $\mu\text{s}$ ) - DRV		125	W
Maximum Forward Surge	IEC 61000-4-5 Current (8/20 $\mu\text{s}$ )		50	A
	IEC 61000-4-5 Power (8/20 $\mu\text{s}$ )		80	W
	IEC 61643-321 Current (10/1000 $\mu\text{s}$ )		23	A
	IEC 61643-321 Power (10/1000 $\mu\text{s}$ )		60	W
EFT	IEC 61000-4-4 EFT Protection		80	A
$I_{BR}$	DC Breakdown Current - DRV		10	mA
$I_F$	DC Forward Current		500	mA
$T_A$	Ambient Operating Temperature	-40	125	$^\circ\text{C}$
$T_{stg}$	Storage Temperature	-65	150	$^\circ\text{C}$

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings - JEDEC

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	$\pm 2000$ V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 ESD Ratings - IEC

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	IEC 61000-4-2 contact discharge	$\pm 11$ kV
		IEC 61000-4-2 air-gap discharge	

### 7.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	NOM	MAX	UNIT
$V_{RWM}$	Reverse Stand-off Voltage		33		V

### 7.5 Thermal Information

THERMAL METRIC <sup>(1)</sup>	TVS3300		UNIT
	YZF (WCSP)	DRV (SON)	
	4 PINS	6 PINS	
$R_{qJA}$	Junction-to-ambient thermal resistance	173.8	°C/W
$R_{qJC(\text{top})}$	Junction-to-case (top) thermal resistance	1.7	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## Thermal Information (continued)

THERMAL METRIC <sup>(1)</sup>		TVS3300		UNIT
		YZF (WCSP)	DRV (SON)	
		4 PINS	6 PINS	
$R_{qJB}$	Junction-to-board thermal resistance	47.1	40	°C/W
$Y_{JT}$	Junction-to-top characterization parameter	9.5	2.2	°C/W
$Y_{JB}$	Junction-to-board characterization parameter	47.1	40.3	°C/W
$R_{qJC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	11	°C/W

## 7.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{LEAK}$	Leakage Current	Measured at $V_{IN} = V_{RWM}$ , $T_A = 27^\circ\text{C}$		19	150	nA
		Measured at $V_{IN} = V_{RWM}$ , $T_A = 85^\circ\text{C}$		28	600	nA
$V_F$	Forward Voltage	$I_{IN} = 1 \text{ mA}$ from GND to IO	0.25	0.5	0.65	V
$V_{BR}$	Break-down Voltage	$I_{IN} = 1 \text{ mA}$ from IO to GND	34	35.8	39	V
$V_{FCLAMP}$	Forward Clamp Voltage	35 A IEC 61000-4-5 Surge (8/20 $\mu\text{s}$ ) from GND to IO, $27^\circ\text{C}$	1	2	5	V
$V_{CLAMP}$	Clamp Voltage	15 A IEC 61000-4-5 Surge (8/20 $\mu\text{s}$ ) from IO to GND, $V_{IN} = 0 \text{ V}$ before surge, $27^\circ\text{C}$	34	37	40	V
		35 A IEC 61000-4-5 Surge (8/20 $\mu\text{s}$ ) from IO to GND, $V_{IN} = 0 \text{ V}$ before surge, $27^\circ\text{C}$	34	38	40	V
$R_{DYN}$	8/20 $\mu\text{s}$ surge dynamic resistance	Calculated from $V_{CLAMP}$ at 15 A and 30 A surge current levels, $27^\circ\text{C}$		40	60	$\text{m}\Omega$
$C_{IN}$	Input pin capacitance	$V_{IN} = 12 \text{ V}$ , $f = 1 \text{ MHz}$ , 30 mV <sub>pp</sub> , IO to GND	110	130	150	pF
SR	Maximum Slew Rate	0- $V_{RWM}$ rising edge, sweep rise time and measure slew rate when $I_{PEAK} = 1 \text{ mA}$ , $27^\circ\text{C}$		2.5		$\text{V}/\mu\text{s}$
		0- $V_{RWM}$ rising edge, sweep rise time and measure slew rate when $I_{PEAK} = 1 \text{ mA}$ , $105^\circ\text{C}$		0.7		$\text{V}/\mu\text{s}$

## 7.7 Typical Characteristics




Figure 1. 8/20  $\mu$ s Surge Response at 35 A




Figure 2. 8/20  $\mu$ s Surge Response at 35 A Across Temperature




Figure 3. Capacitance vs Temperature Across Bias




Figure 4. Leakage Current vs Temperature at 33 V




Figure 5. I/V Curve Across Temperature







Figure 6. Forward Voltage vs Temperature


**Typical Characteristics (continued)**

**Figure 7. Breakdown Voltage (1 mA) vs Temperature**

**Figure 8. Max Surge Current (8/20 μs) vs Temperature**

**Figure 9. Dynamic Leakage vs Signal Slew Rate across Temperature**

## 8 Detailed Description

### 8.1 Overview

The TVS3300 is a precision clamp with a low, flat clamping voltage during transient overvoltage events like surge and protecting the system with zero voltage overshoot.

### 8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

### 8.3 Feature Description

The TVS3300 is a precision clamp that handles 35 A of IEC 61000-4-5 8/20  $\mu$ s surge pulse. The flat clamping feature helps keep the clamping voltage very low to keep the downstream circuits from being stressed. The flat clamping feature can also help end-equipment designers save cost by opening up the possibility to use lower-cost, lower voltage tolerant downstream ICs. The TVS3300 has minimal leakage under the standoff voltage of 33 V, making it an ideal candidate for applications where low leakage and power dissipation is a necessity. IEC 61000-4-2 and IEC 61000-4-4 ratings make it a robust protection solution for ESD and EFT events. Wide ambient temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  a good candidate for most applications. Compact packages enable it to be used in small devices and save board area.

### 8.4 Reliability Testing

To ensure device reliability, the TVS3300 is characterized against 4000 repetitive pulses of 30 A IEC 61000-4-5 8/20  $\mu$ s surge pulses at  $125^{\circ}\text{C}$ . The test is performed with less than 10 seconds between each pulse at high temperature to simulate worst case scenarios for fault regulation. After each surge pulse, the TVS3300 clamping voltage, breakdown voltage, and leakage are recorded to ensure that there is no variation or performance degradation. By ensuring robust, reliable, high temperature protection, the TVS3300 enables fault protection in applications that must withstand years of continuous operation with no performance change.

### 8.5 Device Functional Modes

#### 8.5.1 Protection Specifications

The TVS3300 is specified according to both the IEC 61000-4-5 and IEC 61643-321 standards. This enables usage in systems regardless of which standard is required in relevant product standards or best matches measured fault conditions. The IEC 61000-4-5 standards requires protection against a pulse with a rise time of 8  $\mu$ s and a half length of 20  $\mu$ s, while the IEC 61643-321 standard requires protection against a much longer pulse with a rise time of 10  $\mu$ s and a half length of 1000  $\mu$ s.

## Device Functional Modes (continued)

The positive and negative surges are imposed to the TVS3300 by a combinational waveform generator (CWG) with a  $2\Omega$  coupling resistor at different peak voltage levels. For powered on transient tests that need power supply bias, inductances are usually used to decouple the transient stress and protect the power supply. The TVS3300 is post tested by assuring that there is no shift in device breakdown or leakage at  $V_{rwm}$ .

In addition, the TVS3300 has been tested according to IEC 61000-4-5 to pass a  $\pm 1$  kV surge test through a  $42\Omega$  coupling resistor and a  $0.5\mu F$  capacitor. This test is a common test requirement for industrial signal I/O lines and the TVS3300 will serve an ideal protection solution for applications with that requirement.

The TVS3300 allows integrates IEC 61000-4-2 level 4 ESD Protection and 80 A of IEC 61000-4-4 EFT Protection. These combine to ensure that the device can protect against most transient conditions regardless of length or type.

For more information on TI's test methods for Surge, ESD, and EFT testing, reference [TI's IEC 61000-4-x Testing Application Note](#)

### 8.5.2 Minimal Derating

Unlike traditional diodes the TVS3300 has very little derating of max power dissipation and ensures robust performance up to  $125^\circ C$ , shown in [Figure 8](#). Traditional TVS diodes lose up to 50% of their current carrying capability when at high temperatures, so a surge pulse above  $85^\circ C$  ambient can cause failures that are not seen at room temperature. The TVS3300 prevents this and ensures that you will see the same level of protection regardless of temperature.

### 8.5.3 Transient Performance

During large transient swings, the TVS3300 will begin clamping the input signal to protect downstream conditions. While this prevents damage during fault conditions, it can cause leakage when the intended input signal has a fast slew rate. In order to keep power dissipation low and remove the chance of signal distortion, it is recommended to keep the slew rate of any input signal on the TVS3300 below  $2.5\text{ V}/\mu\text{s}$  at room temperature and below  $0.7\text{ V}/\mu\text{s}$  at  $125^\circ C$  shown in [Figure 9](#). Faster slew rates will cause the device to clamp the input signal and draw current through the device for a few microseconds, increasing the rise time of the signal. This will not cause any harm to the system or to the device, however if the fast input voltage swings occur regularly it can cause device overheating.

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TVS3300 can be used to protect any power, analog, or digital signal from transient fault conditions caused by the environment or other electrical components.

### 9.2 Typical Application




Figure 10. TVS3300 Application Schematic

#### 9.2.1 Design Requirements

A typical operation for the TVS3300 would be protecting an analog output module on a PLC similar to [Figure 10](#). In this example, the TVS3300 is protecting a 4-20 mA transmitter that uses the XTR115, a standard transmitter that has a nominal voltage of 24 V and a maximum input voltage of 40 V. Most industrial interfaces such as this require protection against  $\pm 1$  kV surge test through a  $42\text{-}\Omega$  coupling resistor and a  $0.5\text{ }\mu\text{F}$  capacitor, equaling roughly 24 A of surge current. Without any input protection, if a surge event is caused by lightning, coupling, ringing, or any other fault condition this input voltage will rise to hundreds of volts for multiple microseconds, violating the absolute maximum input voltage and harming the device. An ideal surge protection diode will maximize the useable voltage range while still clamping at a safe level for the system, TI's Flat-Clamp technology provides the best protection solution.

#### 9.2.2 Detailed Design Procedure

If the TVS3300 is in place to protect the device, during a surge event the voltage will rise to the breakdown of the diode at 35.8 V, and then the TVS3300 will turn on, shunting the surge current to ground. With the low dynamic resistance of the TVS3300, large amounts of surge current will have minimal impact on the clamping voltage. The dynamic resistance of the TVS3300 is around  $40\text{ m}\Omega$ , which means 24 A of surge current will cause a voltage raise of  $24\text{ A} \times 40\text{ m}\Omega = 0.96\text{ V}$ . Because the device turns on at 35.8 V, this means the XTR115 input will be exposed to a maximum of  $35.8\text{ V} + 0.96\text{ V} = 36.76\text{ V}$  during surge pulses, well within the absolute maximum input voltage. This ensures robust protection of your circuit.

## Typical Application (continued)

The small size of the device also improves fault protection by lowering the effect of fault current coupling onto neighboring traces. The small form factor of the TVS3300 allows the device to be placed extremely close to the input connector, lowering the length of the path fault current will take through the system compared to larger protection solutions.

Finally, the low leakage of the TVS3300 will have low input power losses. At 33 V, the device will see typical 19 nA leakage for a constant power dissipation of less than 100  $\mu$ W, a small quantity that will minimally effect overall efficiency metrics and heating concerns.

### 9.2.3 PLC Surge Protection Reference Design

For a detailed description of the TVS3300 advantages in a PLC Analog Input Module, reference TI's [Surge Protection Reference Design for PLC Analog Input Module](#). This document describes the considerations and performance of the TVS3300 in a common industrial application.

### 9.2.4 Configuration Options

The TVS3300 can be used in either unidirectional or bidirectional configuration. By placing two TVS3300's in series with reverse orientation bidirectional operation can be used, allowing a working voltage of  $\pm 33$  V. TVS3300 operation in bidirectional will be similar to unidirectional operation, with a minor increase in breakdown voltage and clamping voltage. The TVS3300 bidirectional performance has been characterized in the [TVS3300 Configurations Characterization](#).

## 10 Power Supply Recommendations

The TVS3300 is a clamping device so there is no need to power it. To ensure the device functions properly do not violate the recommended  $V_{IN}$  voltage range (0 V to 33 V).

## 11 Layout

### 11.1 Layout Guidelines

The optimum placement is close to the connector. EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures. The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.

Route the protected traces straight.

Eliminate any sharp corners on the protected traces between the TVS3300 and the connector by using rounded corners with the largest radii possible. Electric fields tend to build up on corners, increasing EMI coupling.

### 11.2 Layout Example





Figure 11. TVS3300 WCSP Layout

**Layout Example (continued)**

**Figure 12. TVS3300 SON Layout**

## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- [Flat-Clamp TVS Evaluation Kit](#)
- Surge Protection Reference Design for PLC Analog Input Module
- [TVS3300 Evaluation Module User's Guide](#)
- [TVS3300DRV Evaluation Module User's Guide](#)

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** **TI's Engineer-to-Engineer (E2E) Community.** Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** **TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

### 12.5 Electrostatic Discharge Caution

 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

 ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.6 Glossary

[SLYZ022 — TI Glossary](#).

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TVS3300DRV	Active	Production	WSON (DRV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	17JH
TVS3300DRV.R.A	Active	Production	WSON (DRV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	17JH
TVS3300DRVRG4	Active	Production	WSON (DRV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	17JH
TVS3300DRVRG4.A	Active	Production	WSON (DRV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	17JH
TVS3300YZFR	Active	Production	DSBGA (YZF)   4	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	15K
TVS3300YZFR.A	Active	Production	DSBGA (YZF)   4	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	15K

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TVS3300DRV	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TVS3300DRVRG4	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TVS3300YZFR	DSBGA	YZF	4	3000	180.0	8.4	1.17	1.22	0.72	2.0	8.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TVS3300DRVVR	WSON	DRV	6	3000	210.0	185.0	35.0
TVS3300DRVVRG4	WSON	DRV	6	3000	210.0	185.0	35.0
TVS3300YZFR	DSBGA	YZF	4	3000	182.0	182.0	20.0

**DRV 6**

**GENERIC PACKAGE VIEW**

**WSON - 0.8 mm max height**


PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4206925/F



DRV0006A



# PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4222173/C 11/2025

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
4. Minimum 0.1 mm solder wetting on pin side wall. Available for wettable flank version only.

# EXAMPLE BOARD LAYOUT

DRV0006A


WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE

SCALE:25X



SOLDER MASK DETAILS

4222173/C 11/2025

NOTES: (continued)


5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
6. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

# EXAMPLE STENCIL DESIGN

DRV0006A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD #7  
88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:30X

4222173/C 11/2025

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




## PACKAGE OUTLINE

**YZF0004**

**DSBGA - 0.625 mm max height**

DIE SIZE BALL GRID ARRAY



4223221/A 08/2016

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


YZF0004

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
SCALE:40X



4223221/A 08/2016

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.  
See Texas Instruments Literature No. SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

# EXAMPLE STENCIL DESIGN

YZF0004

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:50X

4223221/A 08/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025