





SLLS111C - SEPTEMBER 1980 - REVISED JANUARY 2024

uA9637A Dual Differential Line Receiver

1 Features


Texas

INSTRUMENTS

- Meets or exceeds the requirements of ANSI standards EIA/TIA-422-B and EIA/TIA-423-B and ITU recommendations V.10 and V.11
- Operates From Single 5V power supply ٠
- Wide common-mode voltage range
- High input impedance •
- TTI-compatible outputs •
- High-speed schottky circuitry •
- 8-Pin dual-in-line and small-outline packages
- Designed to be interchangeable with national DS9637A

2 Applications

- **Factory automation**
- AC and servo motor drives



3 Description

The uA9637A is a dual differential line receiver designed to meet ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendations V.10 and V.11. The line receiver uses Schottky circuitry, and has TTL-compatible outputs. The inputs are compatible with either a single-ended or a differentialline system. This device operates from a single 5V power supply and is supplied in an 8-pin dual-in-line package or small-outline package.


The uA9637A is characterized for operation from 0°C to 70°C.

Package Information

| PART NUMBER | PACKAGE ⁽¹⁾ | PACKAGE SIZE ⁽²⁾ |
|-------------|------------------------|-----------------------------|
| uA9637A | SOIC (D, 8) | 4.9mm × 6mm |
| uA9037A | PDIP (P, 8) | 9.81mm × 9.43mm |

For more information, see Section 11. (1)

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





Table of Contents

| 1 Features | 1 |
|--|---|
| 2 Applications | 1 |
| 3 Description | 1 |
| 4 Pin Configuration and Functions | 3 |
| 5 Specifications | 4 |
| 5.1 Absolute Maximum Ratings | |
| 5.2 Dissipation Rating Table | 4 |
| 5.3 Recommended Operating Conditions | 4 |
| 5.4 Thermal Resistance Characteristics | 4 |
| 5.5 Electrical Characteristics | 5 |
| 5.6 Switching Characteristics | 5 |
| 5.7 Typical Characteristics | 3 |
| 6 Parameter Measurement Information | 7 |

| 7 Detailed Description | 8 |
|---|----|
| 7.1 Device Functional Modes | 8 |
| 8 Application and Implementation | 10 |
| 8.1 Typical Application | 10 |
| 9 Device and Documentation Support | 11 |
| 9.1 Support Resources | 11 |
| 9.2 Trademarks | 11 |
| 9.3 Electrostatic Discharge Caution | 11 |
| 9.4 Glossary | 11 |
| 10 Revision History | 11 |
| 11 Mechanical, Packaging, and Orderable | |
| Information | 11 |



4 Pin Configuration and Functions




Figure 4-1. D (SOIC) or P (PDIP) Package (Top View)

Table 4-1. Pin Functions

| PIN | | TYPE ⁽¹⁾ | DESCRIPTION | |
|-----------------|-----|---------------------|--|--|
| NAME | NO. | | DESCRIPTION | |
| V _{CC} | 1 | POW | 5V (+/-5%) Positive Supply Connection Pin | |
| 10UT | 2 | 0 | Single Ended Output for Channel 1 Differential Receiver | |
| 2OUT | 3 | 0 | Single Ended Output for Channel 2 Differential Receiver | |
| GND | 4 | GND | Device Ground | |
| 2IN- | 5 | I | Inverting Differential Input for Channel 2's Differential Receiver | |
| 2IN+ | 6 | I | Non-Inverting Differential Input for Channel 2's Differential Receiver | |
| 1IN- | 7 | I | Inverting Differential Input for Channel 1's Differential Receiver | |
| 1IN+ | 8 | I | Non-Inverting Differential Input for Channel 1's Differential Receiver | |

(1) Signal Types: I = Input, O = Output, I/O = Input or Output, POW = Power, GND = Ground.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|------------------|--|---------------------|-----------|------|
| V _{CC} | Supply voltage range (see Note 1) | -0.5 | 7 | V |
| VI | Input voltage | | ±15 | V |
| V _{ID} | Differential input voltage (see ⁽³⁾) | | ±15 | V |
| Vo | Output voltage range (see ⁽²⁾) | -0.5 | 5.5 | V |
| I _{OL} | Low-level output current | | 50 | mA |
| | Continuous total dissipation | See Dissipation Rat | ing Table | |
| T _A | Operating free-air temperature range | 0 | 70 | °C |
| T _{stg} | Storage temperature range | -65 | 150 | °C |
| | Lead temperature 1,6mm (1/16 inch) from case for seconds | r 10 | 260 | °C |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential input voltage, are with respect to the network ground terminal.

(3) Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.

5.2 Dissipation Rating Table

| PACKAGE | T _A ≤ 25°C POWER RATING | OPERATING FACTOR ABOVE T _A = 25°C | T _A = 70°C POWER RATING |
|---------|------------------------------------|---|------------------------------------|
| D | 725mW | 5.8mW/°C | 464mW |
| Р | 1000mW | 8.0mW/°C | 640mW |

5.3 Recommended Operating Conditions

| | MIN | NOM | MAX | UNIT |
|--|------|-----|------|------|
| Supply voltage, V _{CC} | 4.75 | 5 | 5.25 | V |
| Common-mode input voltage, V _{IC} | | | ±7 | V |
| Operating free-air temperature, T _A | 0 | | 70 | °C |

5.4 Thermal Resistance Characteristics

| | | D (SOIC) | P (PDIP) | UNIT |
|-----------------------|--|----------|----------|------|
| | | 8 Pins | 8 Pins | |
| R _{θJA} | Junction-to-ambient thermal resistance | 116.7 | 65.7 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 56.3 | 54.7 | °C/W |
| R _{θJB} | Junction-to-board thermal resistance | 63.4 | 42.1 | °C/W |
| TUΨ | Junction-to-top characterization parameter | 8.8 | 23 | °C/W |
| Ψјв | Junction-to-board characterization parameter | 62.6 | 41.7 | °C/W |
| R _{θJC(bot)} | Junction-to-case (bottom) thermal resistance | N/A | N/A | °C/W |

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC package thermal metrics* application report.



5.5 Electrical Characteristics

over recommended ranges of supply voltage, common-mode input voltage, and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CO | NDITIONS | MIN TY | (P ⁽¹⁾ | MAX | UNIT |
|-------------------|--|------------------------------|------------------------|---------------------|-------------------|-------|------|
| V _{IT +} | Positive-going input threshold voltage | See ⁽⁴⁾ | Sec. (4) | | | 0.2 | V |
| •II + | | | | | | 0.4 | v |
| V | Negative-going input threshold voltage | See ⁽⁴⁾ | | | | | V |
| V _{IT-} | | | | -0.4 ⁽²⁾ | | | v |
| V _{hys} | Hysteresis voltage (V _{IT+} -V _{IT-}) | | | | 70 | | mV |
| V _{OH} | High-level output voltage | V _{ID} = 0.2V, | I _O = -1mA | 2.5 | 1.5 | | V |
| V _{OL} | Low-level output voltage | V _{ID} = -0.2V, | I _O = 20mA | | 0.35 | 0.5 | V |
| | Input ourrent | V _{CC} = 0 to 5.5V, | V _I = 10V | | 1.1 | 1.25 | |
| 1 | Input current | See ⁽⁵⁾ | V _I = -10V | | -1.6 | -1.25 | mA |
| l _{os} | Short-circuit output current ⁽³⁾ | V _O = 0, | V _{ID} = 0.2V | -40 | -75 | -100 | mA |
| I _{CC} | Supply current | V _{ID} = -0.5V, | No load | | 35 | 50 | mA |

 All typical values are at V_{CC} = 5 V, T_A = 25°C.
 The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only.

Only one output should be shorted at a time, and duration of the short circuit should not exceed one second. (3)

The expanded threshold parameter is tested with a 500- Ω resistor in series with each input. (4)

(5) The input not under test is grounded.


5.6 Switching Characteristics

 $V_{CC} = 5V, T_A = 25^{\circ}C$

| | PARAMETER | TEST CONDITIONS | MIN | ТҮР | MAX | UNIT |
|------------------|---|---------------------------------------|-----|-----|-----|------|
| t _{PLH} | Propagation delay time, low- to high-level output | C _L = 30pF, See Figure 6-1 | | 15 | 25 | ns |
| t _{PHL} | Propagation delay time, high- to low-level output | | | 13 | 25 | ns |




5.7 Typical Characteristics





6 Parameter Measurement Information



A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: $t_r \le 5$ ns, $t_f \le 5$ ns, PRR ≤ 5 MHz, duty cycle = 50%.

Figure 6-1. Test Circuit and Voltage Waveform



7 Detailed Description

7.1 Device Functional Modes

| DIFFERENTIAL INPUTS A – B (V _{ID}) | 1 | OUTPUT Y | | | | | |
|--|------|----------|-------|--|--|--|--|
| DIFFERENTIAL INFOIDA – $B(V_{ID})$ | G | G | OUPUT | | | | |
| V _{ID} ≤ −0.2 V | Н | Х | I | | | | |
| V _{ID} = -0.2 V | Х | L | L | | | | |
| -0.2 V < V _{ID} < -0.01 V | Н | Х | ? | | | | |
| -0.2 V $<$ V _{ID} < -0.01 V | Х | L | ŕ | | | | |
| -0.01 V ≤ V _{ID} | н | Х | н | | | | |
| -0.01 V 3 VID | Х | L | 11 | | | | |
| × | L | Н | Z | | | | |
| ^ | OPEN | OPEN | Z | | | | |
| Short circuit | Н | Х | Н | | | | |
| | Х | L | 11 | | | | |
| Open circuit | Н | Х | Н | | | | |

Table 7-1. Functional Table (Each Receiver)

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), ? = indeterminate





Figure 7-1. Equivalent Input and Output Schematic Diagrams



7.1.1 Schematics of Inputs and Outputs





8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Typical Application




Figure 8-1. EIA/TIA-422-B System Applications



9 Device and Documentation Support

9.1 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.2 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.4 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| С | hanges from Revision B (May 1995) to Revision C (January 2024) | Page |
|---|--|------|
| • | Changed the numbering format for tables, figures, and cross-references throughout the document | 1 |

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

| Orderable Device | Status | Package Type | • | Pins | Package | Eco Plan | Lead finish/ | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|----------|--------------|---------|------|---------|--------------|---------------|--------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | Ball material | (3) | | (4/5) | |
| | | | | | | | (6) | | | | |
| UA9637ACD | OBSOLETE | SOIC | D | 8 | | TBD | Call TI | Call TI | 0 to 70 | 9637AC | |
| UA9637ACDR | ACTIVE | SOIC | D | 8 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 9637AC | Samples |
| UA9637ACDRE4 | ACTIVE | SOIC | D | 8 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 9637AC | Samples |
| UA9637ACDRG4 | ACTIVE | SOIC | D | 8 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 9637AC | Samples |
| UA9637ACP | ACTIVE | PDIP | Р | 8 | 50 | RoHS & Green | NIPDAU | N / A for Pkg Type | 0 to 70 | UA9637ACP | Samples |
| UA9637ACPS | ACTIVE | SO | PS | 8 | 80 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | | UA9637A | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

PACKAGE OPTION ADDENDUM

20-Aug-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | |
|-----------------------------|--|
| | |

| Device | 0 | Package Drawing | | | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------|------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| UA9637ACDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |



www.ti.com

PACKAGE MATERIALS INFORMATION

29-Apr-2024



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------|--------------|-----------------|------|------|-------------|------------|-------------|
| UA9637ACDR | SOIC | D | 8 | 2500 | 353.0 | 353.0 | 32.0 |

TEXAS INSTRUMENTS

www.ti.com

29-Apr-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | Τ (μm) | B (mm) |
|------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| UA9637ACD | D | SOIC | 8 | 75 | 507 | 8 | 3940 | 4.32 |
| UA9637ACP | Р | PDIP | 8 | 50 | 506 | 13.97 | 11230 | 4.32 |
| UA9637ACPS | PS | SOP | 8 | 80 | 530 | 10.5 | 4000 | 4.1 |

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated