Technical documentation

TEXAS

# ADS131B26-Q1 Automotive High-Voltage Battery Pack Monitor With SPI and 6 ADC Channels for Voltage, Current, and Temperature Sensing 

## 1 Features

- AEC-Q100 qualified for automotive applications
- Temperature grade $1:-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{A}}$
- Functional Safety-Compliant
- Developed for functional safety applications
- Documentation available to aid ISO 26262 functional safety system design up to ASIL D
- Systematic capability up to ASIL D
- Hardware capability up to ASIL D
- Two simultaneous-sampling, 24-bit ADCs (ADC1A, ADC1B) for current-shunt measurements:
- Programmable full-scale range:
- $\pm 39 \mathrm{mV}$ to $\pm 312.5 \mathrm{mV}$
- Supports a wide range of shunt resistor values and current-measurement ranges
- Achieve high-accuracy current-shunt measurements with:
- Offset error: $\pm 1.5 \mu \mathrm{~V}$ (max)
- Gain drift: $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ (max)
- Programmable data rate: 500 SPS to 64 kSPS
- Digital overcurrent comparator per ADC with programmable thresholds for fast overcurrent detection
- Two simultaneous-sampling, 24-bit ADCs (ADC3A, ADC3B) for voltage measurements:
- Programmable data rate: 500 SPS to 64 kSPS
- Programmable full-scale range: $\pm 312.5 \mathrm{mV}$ to $\pm 1.25 \mathrm{~V}$
- Two multiplexed, 16-bit ADCs (ADC2A, ADC2B) for voltage and temperature measurements:
- 8 analog inputs per ADC
- Programmable full-scale range: $\pm 312.5 \mathrm{mV}$ to $\pm 1.25 \mathrm{~V}$
- Channel sequencer
- Monitoring and diagnostic features to mitigate and detect random hardware faults
- Supply-voltage range: 2.9 V to 16 V
- SPI-compatible interface
- 9 GPIOs with PWM capability


## 2 Applications

- Automotive battery management systems (BMS):
- Current-shunt measurements
- Voltage measurements using external resistor dividers
- Temperature measurements using thermistors or analog output temperature sensors


## 3 Description

The ADS131B26-Q1 is a fully integrated, high-voltage battery pack monitor for automotive electrical vehicle (EV) battery management systems (BMS).

Package Information

| PART NUMBER | PACKAGE $^{(1)}$ | PACKAGE SIZE $^{(2)}$ |
| :--- | :--- | :--- |
| ADS131B26-Q1 | PHP (HTQFP, 48) | $9 \mathrm{~mm} \times 9 \mathrm{~mm}$ |

(1) For all available packages, see the orderable addendum at the end of the data sheet.
(2) The package size (length $\times$ width) is a nominal value and includes pins, where applicable.


EV BMS Battery Pack Monitor System Block Diagram

The ADS131B26-Q1 integrates two simultaneous-sampling, high-precision, 24-bit analog-to-digital converter (ADC) channels (ADC1A, ADC1B) to redundantly measure battery current with high resolution and accuracy using an external shunt resistor. Two independent digital comparators enable fast overcurrent detection in parallel with the two ADCs.

Another set of two simultaneous-sampling, 24-bit ADCs (ADC3A, ADC3B) are integrated to measure battery pack voltage using external high-voltage resistor dividers synchronously to the battery current for accurate battery state-of-charge and state-of-health calculations.

Additionally, two multiplexed, 16-bit ADC channels (ADC2A, ADC2B) are available to measure shunt temperature and other voltages in the system, such as battery-pack voltage, using external high-voltage resistor dividers. Shunt temperature is measured using an external temperature sensor, such as a thermistor or an analog output temperature sensor. Each ADC is equipped with a channel sequencer that automatically steps through the configured multiplexer inputs to reduce communication on the SPI.
The device integrates many monitoring and diagnostic features to mitigate and detect random hardware faults to aid in the development of functionally safe BMS.
Internal linear regulators with input ranges up to 16 V support powering the device with unregulated $D C / D C$ converters.

The ADS131B26-Q1 is offered in a 48-pin HTQFP package and is specified over the automotive temperature range of $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.

## Table of Contents

1 Features. ..... 1
2 Applications ..... 1
3 Description ..... 1
4 Revision History ..... 3
5 Pin Configuration and Functions ..... 4
6 Specifications ..... 6
6.1 Absolute Maximum Ratings ..... 6
6.2 ESD Ratings ..... 6
6.3 Recommended Operating Conditions ..... 7
6.4 Thermal Information ..... 8
6.5 Electrical Characteristics .....  8
6.6 Timing Requirements. ..... 15
6.7 Switching Characteristics ..... 16
6.8 Timing Diagram ..... 16
6.9 Typical Characteristics ..... 17
7 Parameter Measurement Information ..... 24
7.1 Offset Drift Measurement ..... 24
7.2 Gain Drift Measurement ..... 24
7.3 Noise Performance. ..... 25
8 Detailed Description ..... 26
8.1 Overview. ..... 26
8.2 Functional Block Diagram ..... 27
8.3 Feature Description ..... 28
8.4 Device Functional Modes ..... 55
8.5 Programming ..... 63
8.6 Register Map ..... 76
9 Application and Implementation. ..... 233
9.1 Application Information ..... 233
9.2 Typical Application ..... 233
9.3 Power Supply Recommendations ..... 237
9.4 Layout ..... 240
10 Device and Documentation Support ..... 241
10.1 Documentation Support ..... 241
10.2 Receiving Notification of Documentation Updates ..... 241
10.3 Support Resources ..... 241
10.4 Trademarks ..... 241
10.5 Electrostatic Discharge Caution ..... 241
10.6 Glossary ..... 241
11 Mechanical, Packaging, and Orderable Information ..... 241

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision * (September 2022) to Revision A (July 2023) ..... Page

- First public release, changed document status from Advance Information to Production Data ..... 1


## 5 Pin Configuration and Functions



Figure 5-1. PHP Package, 48-Pin HTQFP (Top View)
Table 5-1. Pin Functions

| PIN |  | TYPE |  |
| :--- | :---: | :---: | :--- |
| NAME | NO. |  |  |
| AGND | 39 | Analog supply | Analog ground. |
| AGND | 21 | Analog supply | Analog ground. |
| AGNDA | 42 | Analog supply | Section A analog ground. Connect to AGND. |
| AGNDB | 19 | Analog supply | Section B analog ground. Connect to AGND. |
| APWR | 38 | Analog supply | Analog power supply. Connect a 1- $\mu$ F capacitor to AGND. |
| AVDD | 40 | Analog supply | Analog supply. Connect a 1- $\mu$ F capacitor to AGND. <br> Sets the logic levels for GPIO0A, GPIO1A, GPIO0B, and GPIO1B. |
| CLK | 32 | Digital I/O | Main clock input. ${ }^{(4)}$ |
| CNA | 6 | Analog input | ADC1A negative analog input. |
| CNB | 9 | Analog input | ADC1B negative analog input. |
| CPA | 5 | Analog input | ADC1A positive analog input. |
| CPB | 10 | Analog input | ADC1B positive analog input. |
| CSn | 31 | Digital input | Chip-select input; active low. Internal pullup resistor to IOVDD. (4) |

ADS131B26-Q1
www.ti.com
SBASA22A - SEPTEMBER 2022 - REVISED JULY 2023
Table 5-1. Pin Functions (continued)

| PIN |  | TYPE | DESCRIPTION ${ }^{(1)}$ |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| DCAP | 36 | Digital supply | DVDD LDO output. Connect a 220-nF capacitor to DGND. |
| DGND | 35 | Digital supply | Digital ground. |
| DPWR | 37 | Digital supply | Digital power supply. Connect a $1-\mu \mathrm{F}$ capacitor to DGND. |
| DRDYn | 27 | Digital output | Data-ready output; active low. ${ }^{(2)}$ (4) |
| GPIO0/MHD | 33 | Digital I/O | General-purpose digital input/output 0. ${ }^{(2)}$ (4) Missing host detect output. ${ }^{(2)}{ }^{(4)}$ |
| GPIO1 | 26 | Digital I/O | General-purpose digital input/output 1. ${ }^{(2)}$ (4) |
| GPIO2/FAULT | 25 | Digital I/O | General-purpose digital input/output 2. ${ }^{(2)}$ (4) Fault output. ${ }^{(2)}$ (4) |
| GPIO3/OCCA | 24 | Digital I/O | General-purpose digital input/output 3.(2) (4) Overcurrent comparator A output. ${ }^{(2)}$ (4) |
| GPIO4/OCCB | 22 | Digital I/O | General-purpose digital input/output 4.(2) (4) Overcurrent comparator B output. ${ }^{(2)}$ (4) |
| IOVDD | 34 | Digital supply | Digital I/O supply. Connect a $1-\mu \mathrm{F}$ capacitor to DGND. Sets the logic levels for the digital I/Os, except for GPIO0A, GPIO1A, GPIO0B, and GPIO1B. |
| RCAPA | 41 | Analog output | REFA voltage reference output. Connect a 1- $\mu \mathrm{F}$ capacitor to AGNDA. |
| RCAPB | 20 | Analog output | REFB voltage reference output. Connect a 1- $\mu \mathrm{F}$ capacitor to AGNDB. |
| RESETn | 23 | Digital input | Reset input; active low. Internal pulldown resistor to DGND. |
| SCLK | 28 | Digital input | Serial data clock input. ${ }^{(4)}$ |
| SDI | 30 | Digital input | Serial data input. ${ }^{(4)}$ |
| SDO | 29 | Digital output | Serial data output. ${ }^{(2)}{ }^{(4)}$ |
| VOA | 2 | Analog input | ADC2A analog input 0A. |
| VOB | 11 | Analog input | ADC2B analog input 0B. |
| V1A | 1 | Analog input | ADC2A analog input 1A. |
| V1B | 12 | Analog input | ADC2B analog input 1B. |
| V2A | 48 | Analog input | ADC2A analog input 2A. |
| V2B | 13 | Analog input | ADC2B analog input 2B. |
| V3A | 47 | Analog input | ADC2A analog input 3A. |
| V3B | 14 | Analog input | ADC2B analog input 3B. |
| V4A | 46 | Analog input | ADC2A analog input 4A. |
| V4B | 15 | Analog input | ADC2B analog input 4B. |
| V5A | 45 | Analog input | ADC2A analog input 5A. |
| V5B | 16 | Analog input | ADC2B analog input 5B. |
| V6A | 44 | Analog input | ADC2A analog input 6A. |
| V6B | 17 | Analog input | ADC2B analog input 6B. |
| V7A | 43 | Analog input | ADC2A analog input 7A. |
| V7B | 18 | Analog input | ADC2B analog input 7B. |
| VNA/GPIO1A | 4 | Analog input/ digital I/O | ADC3A negative analog input. General-purpose digital input/output 1A. ${ }^{(2)}{ }^{(3)}$ |
| VNB/GPIO1B | 7 | Analog input/ digital I/O | ADC3B negative analog input. General-purpose digital input/output 1B. ${ }^{(2)}{ }^{(3)}$ |
| VPA/GPIO0A | 3 | Analog input/ digital I/O | ADC3A positive analog input. General-purpose digital input/output 0A. ${ }^{(2)}{ }^{(3)}$ |
| VPB/GPIOOB | 8 | Analog input/ digital I/O | ADC3B negative analog input. General-purpose digital input/output OB. ${ }^{(2)}{ }^{(3)}$ |
| Thermal Pad | Pad | - | Thermal power pad. Connect to AGND. |

(1) See the Unused Inputs and Outputs section for details on how to connect unused pins.
(2) Push-pull output.
(3) Logic levels referenced to AVDD.
(4) Logic levels referenced to IOVDD.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

## see ${ }^{(1)}$

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Power-supply voltage | APWR to AGND | -0.3 | 20 | V |
|  | DPWR to DGND | -0.3 | 20 |  |
|  | AGND, AGNDy to DGND | -0.3 | 0.3 |  |
|  | AVDD to AGND | -0.3 | 4 |  |
|  | IOVDD to DGND | -0.3 | 7 |  |
|  | DCAP to DGND | -0.3 | 2.2 |  |
|  | RCAPy to AGND | -0.3 | 2.2 |  |
| Analog input voltage | CPy, CNy, VPy, VNy, Vxy | AGND - 1.6 | AVDD + 0.3 | V |
| Digital input voltage | CSn, SCLK, SDI, SDO, RESETn, DRDYn, CLK, GPIOO/MHD, GPIO1, GPIO2/FAULT, GPIO3/OCCA, GPIO4/OCCB | DGND - 0.3 | IOVDD + 0.3 | V |
|  | GPIO0A, GPIO1A | AGNDA - 0.3 | AVDD + 0.3 |  |
|  | GPIO0B, GPIO1B | AGNDB - 0.3 | AVDD + 0.3 |  |
| Input current | Continuous, all pins except power-supply pins | -10 | 10 | mA |
| Temperature | Junction, $\mathrm{T}_{J}$ |  | 150 | ${ }^{\circ} \mathrm{C}$ |
|  | Storage, $\mathrm{T}_{\text {stg }}$ | -60 | 150 |  |

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional - this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 6.2 ESD Ratings

|  |  |  |  | VALUE | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Human-body model (HBM), per AEC Q100-002 ${ }^{(1)}$ HBM ESD classification level 2 |  | $\pm 2000$ |  |
| $V_{\text {(ESD) }}$ | Electrostatic discharge | Charged-device model (CDM), | Corner pins | $\pm 750$ | V |
|  |  | CDM ESD classification level C4B | All other non-corner pins | $\pm 500$ |  |

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

(1) The subscript $y$ refers to section $A$ or section $B$.

The subscript $x$ refers to analog input channel $x$ on ADC2y.
(2) An external clock is not required when the internal oscillator is used.
(3) Capacitor values that need to be met over temperature and lifetime.

See the Power-Supply Decoupling section for additional information.

### 6.4 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | TQFP (PHP) | UNIT |
| :---: | :---: | :---: | :---: |
|  |  | 48 PINS |  |
| $\mathrm{R}_{\text {өJA }}$ | Junction-to-ambient thermal resistance | 23.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(top) }}$ | Junction-to-case (top) thermal resistance | 15.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJB }}$ | Junction-to-board thermal resistance | 7.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{\text {JT }}$ | Junction-to-top characterization parameter | 0.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{\text {JB }}$ | Junction-to-board characterization parameter | 7.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(bot) }}$ | Junction-to-case (bottom) thermal resistance | 1.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Electrical Characteristics

minimum and maximum specifications apply from $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$; typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; all specifications are at $\mathrm{APWR}=5 \mathrm{~V}, \mathrm{DPWR}=5 \mathrm{~V}$, IOVDD $=3.3 \mathrm{~V}$, external clock, $\mathrm{f}_{\mathrm{CLK}}=8.192 \mathrm{MHz}$, global-chop mode disabled, ADC1y and ADC3y data rate $=1 \mathrm{kSPS}$ (unless otherwise noted)


### 6.5 Electrical Characteristics (continued)

minimum and maximum specifications apply from $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$; typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; all specifications are at APWR $=5 \mathrm{~V}, \mathrm{DPWR}=5 \mathrm{~V}$, IOVDD $=3.3 \mathrm{~V}$, external clock, $\mathrm{f}_{\mathrm{CLK}}=8.192 \mathrm{MHz}$, global-chop mode disabled, ADC1y and ADC3y data rate $=1 \mathrm{kSPS}$ (unless otherwise noted)


BATTERY VOLTAGE MEASUREMENT ADCS (ADC3A, ADC3B)


### 6.5 Electrical Characteristics (continued)

minimum and maximum specifications apply from $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$; typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; all specifications are at APWR $=5 \mathrm{~V}$, DPWR $=5 \mathrm{~V}$, IOVDD $=3.3 \mathrm{~V}$, external clock, $\mathrm{f}_{\mathrm{CLK}}=8.192 \mathrm{MHz}$, global-chop mode disabled, ADC1y and ADC3y data rate $=1 \mathrm{kSPS}$ (unless otherwise noted)


PRECISION VOLTAGE REFERENCES (REFA, REFB)

| $V_{\text {REFA }}$, <br> $V_{\text {REFB }}$ | Reference voltage |  | 1.25 |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Accuracy | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -0.15\% | $\pm 0.05 \%$ | 0.15\% |  |
|  | Temperature drift |  |  | 3 | 15 | ppm/ ${ }^{\circ} \mathrm{C}$ |
|  | Output current | Source only, available for external loads on RCAPy pin |  |  | 250 | $\mu \mathrm{A}$ |
|  | Short-circuit current limit | Sink or source | -10 |  | 10 | mA |
|  | Start-up time | $1-\mu \mathrm{F}$ capacitor on RCAPy, $0.01 \%$ settling |  | 8 |  | ms |
| MAIN OSCILLATOR (OSCM) |  |  |  |  |  |  |
| foscm | Frequency |  |  | 8.192 |  | MHz |
|  | Accuracy |  | -2.5\% |  | 2.5\% |  |
| DIAGNOSTIC OSCILLATOR (OSCD) |  |  |  |  |  |  |
| foscd | Frequency |  |  | 8.192 |  | MHz |
|  | Accuracy |  | -2.5\% |  | 2.5\% |  |
| OVERCURRENT COMPARATORS (OCCA, OCCB) |  |  |  |  |  |  |
|  | Offset error (input referred) | All gains | -500 | $\pm 20$ | 500 | $\mu \mathrm{V}$ |
|  | Gain error | All gains, including error of REFy | -0.5\% | $\pm 0.2 \%$ | 0.5\% |  |
| TEMPERATURE SENSORS (TSA, TSB) |  |  |  |  |  |  |
| TS ${ }_{\text {Offset }}$ | Output voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 118.4 |  | mV |
| TS ${ }_{\text {TC }}$ | Temperature coefficient |  |  | 410 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |

### 6.5 Electrical Characteristics (continued)

minimum and maximum specifications apply from $T_{A}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$; typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; all specifications are at APWR $=5 \mathrm{~V}$, DPWR $=5 \mathrm{~V}$, IOVDD $=3.3 \mathrm{~V}$, external clock, $\mathrm{f}_{\mathrm{CLK}}=8.192 \mathrm{MHz}$, global-chop mode disabled, ADC1y and ADC3y data rate $=1 \mathrm{kSPS}$ (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COMMON-MODE OUTPUT BUFFERS (VCMA, VCMB) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {CMA }}, \mathrm{V}_{\text {CMB }}$ | Common-mode output voltage |  | 0.75 | 0.78 | 0.81 | V |
|  | Output current | Sink or source | -1 |  | 1 | mA |
|  | Short-circuit current limit | Sink or source | -5 |  | 5 | mA |
|  | Capacitive load |  |  |  | 100 | pF |
| TEST DACS (TDACA, TDACB) |  |  |  |  |  |  |
|  | Output voltage settings |  |  | y $/ 40$ $y / 40$ $y / 40$ $y / 40$ $y / 40$ $y / 40$ $y / 40$ $y / 40$ |  | V |
|  | Accuracy |  |  | 0.3\% |  |  |
|  |  | Positive output voltages |  | 6 | 35 |  |
|  | Drift | Negative output voltages |  | 12 | 80 | ppm/ C |

OPEN-WIRE DETECTION CURRENT SOURCES AND SINKS (OWD1A, OWD1B, OWD2A, OWD2B, OWD3A, OWD3B)

|  | Current source settings |  | 4, 40, 240 |  | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Current sink settings |  | 4, 40, 240 |  | $\mu \mathrm{A}$ |
|  | Current source accuracy |  | $\pm 8 \%$ |  |  |
|  | Current sink accuracy |  | $\pm 8 \%$ |  |  |
| DIGITAL INPUTS/OUTPUTS (GPIO0A, GPIO1A, GPIO0B, GPIO1B) |  |  |  |  |  |
| VIL | Logic input level, low |  | AGNDy | 0.3 AVDD | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic input level, high |  | 0.7 AVDD | AVDD | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logic output level, low | $\mathrm{I}_{\mathrm{OL}}=-100 \mu \mathrm{~A}$ |  | 0.2 AVDD | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logic output level, high | $\mathrm{I}_{\mathrm{OH}}=100 \mu \mathrm{~A}$ | 0.8 AVDD |  | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input current | AGNDy $<V_{\text {Digital Input }}<$ AVDD | -1 | 1 | $\mu \mathrm{A}$ |
|  | Short-circuit current limit | Sink or source | -8 | 8 | mA |

DIGITAL INPUTS/OUTPUTS (CSn, SCLK, SDI, SDO, RESETn, DRDYn, CLK, GPIO0/MHD, GPIO1, GPIO2/FAULT, GPIO3/OCCA, GPIO4/OCCB)

| $V_{\mathrm{IL}}$ | Logic input level, low |  | DGND | 0.3 IOVDD |
| :--- | :--- | :--- | ---: | ---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic input level, high |  | 0.7 IOVDD | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logic output level, low | $\mathrm{I}_{\mathrm{OL}}=-1 \mathrm{~mA}$ | V |  |
| $\mathrm{~V}_{\mathrm{OH}}$ | Logic output level, high | $\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}$ | 0.8 IOVDD | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input current | DGND $<\mathrm{V}_{\text {Digital Input }}<$ IOVDD | -1 | V |
|  | Short-circuit current limit | Sink or source | -80 | 1 |

### 6.5 Electrical Characteristics (continued)

minimum and maximum specifications apply from $T_{A}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$; typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; all specifications are at APWR $=5 \mathrm{~V}$, DPWR $=5 \mathrm{~V}$, IOVDD $=3.3 \mathrm{~V}$, external clock, $\mathrm{f}_{\mathrm{CLK}}=8.192 \mathrm{MHz}$, global-chop mode disabled, ADC1y and ADC3y data rate $=1 \mathrm{kSPS}$ (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK MONITORS |  |  |  |  |  |  |
| f MCLK_WD_TH | Main clock (MCLK) watchdog frequency threshold | Watchdog indicates a fault when MCLK frequency drops below frequency threshold |  |  | 300 | kHz |
| foscd_wd_TH | Diagnostic oscillator (OSCD) watchdog frequency threshold | Watchdog indicates a fault when OSCD frequency drops below frequency threshold |  |  | 300 | kHz |
| MCLK_FAULT_ $\mathrm{TH}$ | Main clock fault detection frequency threshold | Difference in clock frequencies between MCLK and OSCD to generate a fault |  | 10\% |  |  |
| POWER SUPPLY MONITORS |  |  |  |  |  |  |
| AVDD_UV_TH | AVDD undervoltage threshold |  | 2.9 | 2.95 | 3.0 | V |
| AVDD_OV_TH | AVDD overvoltage threshold |  | 3.8 | 3.9 | 4.0 | V |
| IOVDD_UV_TH | IOVDD undervoltage threshold | IOVDD_UV_TH = 1b | 2.9 | 2.95 | 3.0 | V |
|  |  | IOVDD_UV_TH = Ob | 4.2 | 4.3 | 4.4 |  |
| IOVDD_OV_TH | IOVDD overvoltage threshold | IOVDD_OV_TH = 1b | 3.8 | 3.9 | 4.0 | V |
|  |  | IOVDD_OV_TH = 0b | 5.6 | 5.75 | 5.9 |  |
| DVDD_UV_TH | DVDD undervoltage threshold |  | 1.55 | 1.6 | 1.65 | V |
| DVDD_OV_TH | DVDD overvoltage threshold |  | 1.90 | 1.95 | 2.0 | V |
| $\begin{aligned} & \text { AVDD_OSC_MA } \\ & \text { G } \end{aligned}$ | AVDD oscillation detection magnitude | Amplitude required to generate fault | 500 |  |  | $m V_{p p}$ |
| $\begin{aligned} & \text { AVDD_OSC_FR } \\ & \text { EQ } \end{aligned}$ | AVDD oscillation detection input frequency | Oscillation frequency range to generate fault | 2 |  | 500 | kHz |
| $\begin{aligned} & \text { IOVDD_OSC_M } \\ & \text { AG } \end{aligned}$ | IOVDD oscillation detection magnitude | Amplitude required to generate fault | 500 |  |  | $m V_{p p}$ |
| $\begin{aligned} & \text { IOVDD_OSC_F } \\ & \text { REQ } \end{aligned}$ | IOVDD oscillation detection input frequency | Oscillation frequency range to generate fault | 2 |  | 500 | kHz |
| $\begin{aligned} & \text { DVDD_OSC_M } \\ & \text { AG } \end{aligned}$ | DVDD oscillation detection magnitude | Amplitude required to generate fault | 500 |  |  | $m V_{p p}$ |
| $\begin{aligned} & \text { DVDD_OSC_FR } \\ & \text { EQ } \end{aligned}$ | DVDD oscillation detection input frequency | Oscillation frequency range to generate fault | 2 |  | 500 | kHz |
| AVDD_OTW_TH | AVDD overtemperature warning thresholds |  |  | $\begin{aligned} & -60 \\ & 100 \\ & 120 \\ & 140 \end{aligned}$ |  | ${ }^{\circ} \mathrm{C}$ |
|  | AVDD overtemperature warning threshold accuracy |  |  | $\pm 2$ |  | ${ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \text { IOVDD_OTW_T } \\ & \text { H } \end{aligned}$ | IOVDD overtemperature warning thresholds |  |  | $\begin{aligned} & \hline-60 \\ & 100 \\ & 120 \\ & 140 \end{aligned}$ |  | ${ }^{\circ} \mathrm{C}$ |
|  | IOVDD overtemperature warning threshold accuracy |  |  | $\pm 2$ |  | ${ }^{\circ} \mathrm{C}$ |
|  | ADC2y power-supply readback attenuation factor | APWR |  | 103 |  |  |
|  |  | DPWR |  | 103 |  |  |
|  |  | AVDD |  | 4 |  |  |
|  |  | IOVDD |  | 4 |  |  |
|  |  | DVDD |  | 2 |  |  |
|  | ADC2y power-supply readback accuracy | OSR2y $=128$, MUX2y_DELAY $\geq 256 \times \mathrm{t}_{\text {MCLK }}$ |  | $\pm 1 \%$ |  |  |
| AVDD_POR_TH | AVDD POR release threshold |  | 2.6 | 2.7 | 2.85 | V |
| $\begin{aligned} & \text { IOVDD_POR_T } \\ & \text { H } \end{aligned}$ | IOVDD POR release threshold |  | 2.6 | 2.7 | 2.85 | V |
| DVDD_POR_TH | DVDD POR release threshold |  | 1.4 | 1.5 | 1.6 | V |

### 6.5 Electrical Characteristics (continued)

minimum and maximum specifications apply from $T_{A}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$; typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; all specifications are at APWR $=5 \mathrm{~V}, \mathrm{DPWR}=5 \mathrm{~V}$, IOVDD $=3.3 \mathrm{~V}$, external clock, $\mathrm{f}_{\mathrm{CLK}}=8.192 \mathrm{MHz}$, global-chop mode disabled, ADC1y and ADC3y data rate $=1 \mathrm{kSPS}$ (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FAULT MONITOR RESPONSE TIMES |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{p} \text { (AVDD_OV) }}$ | AVDD overvoltage detection response time | Delay time from AVDD exceeding AVDD overvoltage threshold to FAULT pin active |  |  | 4 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {(IOVDD_OV) }}$ | IOVDD overvoltage detection response time | Delay time from IOVDD exceeding IOVDD overvoltage threshold to FAULT pin active |  |  | 4 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {p(DVDD_OV) }}$ | DVDD overvoltage detection response time | Delay time from DVDD exceeding DVDD overvoltage threshold to FAULT pin active |  |  | 4 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {p(AVDD_UV) }}$ | AVDD undervoltage detection response time | Delay time from AVDD dropping below AVDD undervoltage threshold to FAULT pin active |  |  | 4 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {p(IOVDD_UV) }}$ | IOVDD undervoltage detection response time | Delay time from IOVDD dropping below IOVDD undervoltage threshold to FAULT pin active |  |  | 4 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {p( DVDD_UV) }}$ | DVDD undervoltage detection response time | Delay time from DVDD dropping below DVDD undervoltage threshold to FAULT pin active |  |  | 4 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {p(AVDD_OSC) }}$ | AVDD oscillation detection response time | Delay time from AVDD oscillations exceeding AVDD oscillation threshold to FAULT pin active |  |  | 30 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {p(IOVDD_OSC) }}$ | IOVDD oscillation detection response time | Delay time from IOVDD oscillations exceeding IOVDD oscillation threshold to FAULT pin active |  |  | 30 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{p} \text { (DVDD_OSC) }}$ | DVDD oscillation detection response time | Delay time from DVDD oscillations exceeding DVDD oscillation threshold to FAULT pin active |  |  | 30 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {p (AVDD_CL) }}$ | AVDD current limit detection response time | Delay time from AVDD exceeding AVDD current limit threshold to FAULT pin active |  |  | 40 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{p}(\mathrm{IOVDD} \text { _CL) }}$ | IOVDD current limit detection response time | Delay time from IOVDD exceeding IOVDD current limit threshold to FAULT pin active |  |  | 40 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {p(AVDD_OTW) }}$ | AVDD overtemperature warning response time | Delay time from AVDD exceeding AVDD overtemperature warning threshold to FAULT pin active |  |  | 300 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {p(IOVDD_OTW) }}$ | IOVDD overtemperature warning response time | Delay time from IOVDD exceeding IOVDD overtemperature warning threshold to FAULT pin active |  |  | 300 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {p(AVDD_POR) }}$ | AVDD POR detection response time | Delay time from AVDD dropping below AVDD POR threshold to FAULT pin active |  |  | 30 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {p(IOVDD_POR) }}$ | IOVDD POR detection response time | Delay time from IOVDD dropping below IOVDD POR threshold to FAULT pin active |  |  | 30 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {p(DVDD_POR) }}$ | DVDD POR detection response time | Delay time from DVDD dropping below DVDD POR threshold to FAULT pin active |  |  | 30 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {p(DGND_OPEN) }}$ | DGND open detection response time | Delay time from DGND pin disconnected to FAULT pin active |  |  | 4 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {p(AGNDy_OPEN }}$ | AGNDy open detection response time | Delay time from AGNDy pin disconnected to FAULT pin active |  |  | 4 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {( }}$ MEM_MAP_CRC) | Memory map CRC fault detection response time | Delay time from bit flip occurence in memory map to FAULT pin active |  | 69 | 138 | $\mathrm{t}_{\text {OSCD }}$ |
| $\mathrm{t}_{\mathrm{p} \text { (REG_MAP_CRC) }}$ | Register map CRC fault detection response time | Delay time from bit flip occurence in register map to FAULT pin active |  | 1024 | 2048 | $\mathrm{t}_{\text {OSCD }}$ |
| $\mathrm{t}_{\text {p(MCLK_WD) }}$ | Main clock watchdog response time | Delay time from main clock watchdog timeout to FAULT pin active |  |  | 2 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {p(OSCD_WD) }}$ | Diagnostic oscillator watchdog response time | Delay time from diagnostic oscillator watchdog timeout to FAULT pin active |  |  | 2 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {p(MCLK_FAULT) }}$ | Main clock fault detection response time | Delay time from main clock fault detection to FAULT pin active |  |  | 4096 | $\mathrm{t}_{\text {MCLK }}$ |

### 6.5 Electrical Characteristics (continued)

minimum and maximum specifications apply from $T_{A}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$; typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; all specifications are at APWR $=5 \mathrm{~V}$, DPWR $=5 \mathrm{~V}$, IOVDD $=3.3 \mathrm{~V}$, external clock, $\mathrm{f}_{\mathrm{CLK}}=8.192 \mathrm{MHz}$, global-chop mode disabled, ADC1y and ADC3y data rate $=1 \mathrm{kSPS}$ (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AVDD LDO |  |  |  |  |  |  |
| AVDD | Output voltage |  | 3.1 | 3.3 | 3.5 | V |
|  | Load current | Available to external circuitry on the AVDD pin |  |  | 20 | mA |
|  | Short-circuit current limit |  |  |  | 60 | mA |
|  | Load regulation |  |  | 1 |  | $\mathrm{mV} / \mathrm{mA}$ |
| IOVDD LDO |  |  |  |  |  |  |
| IOVDD | Output voltage |  | 3.1 | 3.3 | 3.5 | V |
|  | Load current | Available to external circuitry on the IOVDD pin |  |  | 20 | mA |
|  | Short-circuit current limit |  |  |  | 60 | mA |
|  | Load regulation |  |  | 1 |  | $\mathrm{mV} / \mathrm{mA}$ |
| SUPPLY CURRENTS |  |  |  |  |  |  |
| $\mathrm{I}_{\text {APWR }}$ |  | Power-down mode |  | 0.01 |  | mA |
|  |  | Standby mode |  | 0.46 |  |  |
|  | APWR supply current | Active mode, all ADCs disabled |  | 0.8 |  |  |
|  |  | Active mode, all ADCs enabled and converting (all features enabled, no external load on AVDD LDO) |  | 6.3 | 7.7 |  |
|  | APWR supply current per individual ADC | ADC1y enabled and converting, all gains, all data rates |  | 1.75 |  |  |
|  |  | ADC2y enabled and converting, all gains, all data rates |  | 0.5 |  |  |
|  |  | ADC3y enabled and converting, all gains, all data rates |  | 0.5 |  |  |
| $\mathrm{I}_{\text {DPWR }}$ | DPWR supply current ${ }^{(1)}$ | Power-down mode |  | 0.01 |  | mA |
|  |  | Standby mode |  | 0.4 |  |  |
|  |  | Active mode, all ADCs disabled |  | 0.8 |  |  |
|  |  | Active mode, all ADCs enabled and converting (all features enabled, no external load on IOVDD LDO) |  | 1.1 | 1.7 |  |
|  | DPWR supply current per individual ADC ${ }^{(1)}$ | ADC1y enabled and converting, all data rates |  | 0.06 |  |  |
|  |  | ADC2y enabled and converting, all data rates |  | 0.06 |  |  |
|  |  | ADC3y enabled and converting, all data rates |  | 0.06 |  |  |
| $\mathrm{I}_{\text {AVDD }}$ | AVDD supply current | APWR shorted to AVDD, i.e. AVDD LDO bypassed. <br> Active mode, all ADCs enabled and converting (all features enabled) |  | 6.3 |  | mA |
| IIovDd | IOVDD supply current ${ }^{(1)}$ | DPWR shorted to IOVDD, i.e. IOVDD LDO bypassed. <br> Active mode, all ADCs enabled and converting (all features enabled) |  | 1.1 |  | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation | Active mode, all ADCs enabled and converting (all features enabled, no external load on IOVDD LDO) |  | 37 |  | mW |

(1) Currents measured with SPI idle.

### 6.6 Timing Requirements

over operating ambient temperature range, SDO load: $20 \mathrm{pF}|\mid 100 \mathrm{k} \Omega$ (unless otherwise noted)

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $3.0 \mathrm{~V} \leq$ | $\mathrm{D} \leq 3.6 \mathrm{~V}$ |  |  |  |
| $\mathrm{t}_{\mathrm{w} \text { (CLH) }}$ | Pulse duration, CLK high | 49 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (CLL) }}$ | Pulse duration, CLK low | 49 |  | ns |
| $\mathrm{t}_{\mathrm{c} \text { (SC) }}$ | SCLK period | 64 |  | ns |
| $\mathrm{t}_{\mathrm{w}(\mathrm{SCL}}$ ) | Pulse duration, SCLK low | 32 |  | ns |
| $\mathrm{t}_{\mathrm{w}(\mathrm{SCH})}$ | Pulse duration, SCLK high | 32 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (CSSC) }}$ | Delay time, first SCLK rising edge after CSn falling edge | 16 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (SCCS) }}$ | Delay time, CSn rising edge after final SCLK falling edge | 10 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (CSH) }}$ | Pulse duration, CSn high | 20 |  | ns |
| $\mathrm{t}_{\text {su( }}^{\text {( }}$ ( $)$ | Setup time, SDI valid before SCLK falling egde | 5 |  | ns |
| $\mathrm{th}_{\mathrm{h}(\mathrm{DI})}$ | Hold time, SDI valid after SCLK falling edge | 8 |  | ns |
| $\mathrm{t}_{\mathrm{w}(\mathrm{RSL})}$ | Pulse duration, RESETn low to generate device reset | 500 |  | ns |
| $4.5 \mathrm{~V} \leq$ | $\mathrm{D} \leq 5.5 \mathrm{~V}$ |  |  |  |
| $\mathrm{t}_{\mathrm{w} \text { (CLL) }}$ | Pulse duration, CLK low | 49 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (CLH) }}$ | Pulse duration, CLK high | 49 |  | ns |
| $\mathrm{t}_{\text {( }}^{\text {(SC) }}$ | SCLK period | 50 |  | ns |
| $\mathrm{t}_{w(\mathrm{SCL})}$ | Pulse duration, SCLK low | 25 |  | ns |
| $\mathrm{t}_{\mathrm{w}(\mathrm{SCH})}$ | Pulse duration, SCLK high | 25 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (CSSC) }}$ | Delay time, first SCLK rising edge after CSn falling edge | 16 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (SCCS }}$ ) | Delay time, CSn rising edge after final SCLK falling edge | 10 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (CSH) }}$ | Pulse duration, CSn high | 15 |  | ns |
| $\mathrm{t}_{\text {su(D) }}$ | Setup time, SDI valid before SCLK falling egde | 5 |  | ns |
| $\mathrm{th}_{\mathrm{h}(\mathrm{DI})}$ | Hold time, SDI valid after SCLK falling edge | 8 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (RSL) }}$ | Pulse duration, RESETn low to generate device reset | 500 |  | ns |

### 6.7 Switching Characteristics

over operating ambient temperature range, SDO load: $20 \mathrm{pF}|\mid 100 \mathrm{k} \Omega$ (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $3.0 \mathrm{~V} \leq \mathrm{IOVDD} \leq 3.6 \mathrm{~V}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\text {p(CSDO) }}$ | Propagation delay time, CSn falling edge to SDO driven |  |  |  | 50 | ns |
| $\mathrm{t}_{\text {p(CSDOZ }}$ | Propagation delay time, CSn rising edge to SDO high impedance |  |  |  | 75 | ns |
| $\mathrm{t}_{\text {(SCDO) }}$ | Progapation delay time, SCLK rising edge to valid new SDO |  |  |  | 32 | ns |
| $\mathrm{t}_{\text {w (DRH) }}$ | Pulse duration, DRDYn high |  |  | 4 |  | $\mathrm{t}_{\text {MCLK }}$ |
| $\mathrm{t}_{\text {TIMEOUT }}$ | SPI timeout |  | 16385 |  |  | $\mathrm{t}_{\text {OSCD }}$ |
| $\mathrm{t}_{\text {POR }}$ | Power-on-reset time | Measured from supplies crossing POR threshold to DRDYn rising edge |  | 250 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {REGACQ }}$ | Register default value acquisition time | Measured from RESETn rising edge to DRDYn rising edge |  | 44 | 114 | $\mu \mathrm{s}$ |

$4.5 \mathrm{~V} \leq \mathrm{IOVDD} \leq 5.5 \mathrm{~V}$

| $\mathrm{t}_{\mathrm{p} \text { (CSDO) }}$ | Propagation delay time, CSn falling edge to SDO driven |  |  | 50 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{p} \text { (SCDO) }}$ | Progapation delay time, SCLK rising edge to valid new SDO |  |  | 20 | ns |
| $\mathrm{t}_{\text {(CSDOZ }}$ | Propagation delay time, CSn rising edge to SDO high impedance |  |  | 75 | ns |
| $\mathrm{t}_{\mathrm{w} \text { (DRH) }}$ | Pulse duration, DRDYn high |  | 4 |  | $\mathrm{t}_{\text {MCLK }}$ |
| $\mathrm{t}_{\text {TIMEOUT }}$ | SPI timeout |  | 16385 |  | $\mathrm{t}_{\text {OSCD }}$ |
| $\mathrm{t}_{\text {POR }}$ | Power-on-reset time | Measured from supplies crossing POR threshold to DRDYn rising edge | 250 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {REGACQ }}$ | Register default value acquisition time | Measured from RESETn rising edge to DRDYn rising edge | 44 | 114 | $\mu \mathrm{s}$ |

### 6.8 Timing Diagram



Figure 6-1. SPI Timing Requirements and Switching Characteristics

### 6.9 Typical Characteristics

at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{APWR}=5 \mathrm{~V}, \mathrm{DPWR}=5 \mathrm{~V}$, and external clock with $\mathrm{f}_{\mathrm{CLK}}=8.192 \mathrm{MHz}$ (unless otherwise noted)


32 devices, gain $=8$, global-chop disabled, input referred
Figure 6-2. ADC1y Offset Error Histogram


32 devices, gain $=8$, global-chop enabled, input referred
Figure 6-4. ADC1y Offset Error Histogram


32 devices, gain $=4$, including error of REFy
Figure 6-6. ADC1y Gain Error Histogram


Global-chop disabled, input referred
Figure 6-3. ADC1y Offset Error vs Temperature


Global-chop enabled, input referred
Figure 6-5. ADC1y Offset Error vs Temperature


Figure 6-7. ADC1y Gain Error vs Temperature

### 6.9 Typical Characteristics (continued)

at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{APWR}=5 \mathrm{~V}, \mathrm{DPWR}=5 \mathrm{~V}$, and external clock with $\mathrm{f}_{\mathrm{CLK}}=8.192 \mathrm{MHz}$ (unless otherwise noted)


Figure 6-8. ADC2y Offset Error Histogram


32 devices, gain $=1$, including error of REFy
Figure 6-10. ADC2y Gain Error Histogram


32 devices, gain = 1, global-chop disabled, input referred
Figure 6-12. ADC3y Offset Error Histogram


Figure 6-9. ADC2y Offset Error vs Temperature


Including error of REFy
Figure 6-11. ADC2y Gain Error vs Temperature


Global-chop disabled, input referred
Figure 6-13. ADC3y Offset Error vs Temperature

### 6.9 Typical Characteristics (continued)

at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{APWR}=5 \mathrm{~V}, \mathrm{DPWR}=5 \mathrm{~V}$, and external clock with $\mathrm{f}_{\mathrm{CLK}}=8.192 \mathrm{MHz}$ (unless otherwise noted)


### 6.9 Typical Characteristics (continued)

at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{APWR}=5 \mathrm{~V}, \mathrm{DPWR}=5 \mathrm{~V}$, and external clock with $\mathrm{f}_{\mathrm{CLK}}=8.192 \mathrm{MHz}$ (unless otherwise noted)


Figure 6-20. OSCM and OSCD Frequency Histogram


Figure 6-22. OCCy Offset Error Histogram


32 devices, ADC1y gain $=4$, including error of REFy
Figure 6-24. OCCy Gain Error Histogram


Figure 6-21. OSCM and OSCD Frequency vs Temperature


Figure 6-23. OCCy Offset Error vs Temperature


Figure 6-25. OCCy Gain Error vs Temperature

### 6.9 Typical Characteristics (continued)

at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{APWR}=5 \mathrm{~V}, \mathrm{DPWR}=5 \mathrm{~V}$, and external clock with $\mathrm{f}_{\mathrm{CLK}}=8.192 \mathrm{MHz}$ (unless otherwise noted)


Figure 6-26. Temperature Sensor Output Voltage Histogram


TDACy output voltage $=9 \times \mathrm{V}_{\text {REFy }} / 40$
Figure 6-28. Test DACy Output Voltage Histogram


Figure 6-30. Test DACy Output Voltage Histogram


Figure 6-27. Temperature Sensor Measurement Error vs Ambient Temperature


TDACy output voltage $=9 \times \mathrm{V}_{\text {REFy }} / 40$
Figure 6-29. Test DACy Output Voltage vs Temperature


Figure 6-31. Test DACy Output Voltage vs Temperature

### 6.9 Typical Characteristics (continued)

at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{APWR}=5 \mathrm{~V}, \mathrm{DPWR}=5 \mathrm{~V}$, and external clock with $\mathrm{f}_{\mathrm{CLK}}=8.192 \mathrm{MHz}$ (unless otherwise noted)


APWR or DPWR
Figure 6-32. ADC2y Supply Voltage Readback Measurement Accuracy


AVDD $=3.3 \mathrm{~V}$
Figure 6-34. Analog GPIO Pin Output Voltage vs Sinking Current


IOVDD $=3.3 \mathrm{~V}$
Figure 6-36. Digital Pin Output Voltage vs Sinking Current


AVDD or IOVDD
Figure 6-33. ADC2y Supply Voltage Readback Measurement Accuracy


AVDD $=3.3 \mathrm{~V}$
Figure 6-35. Analog GPIO Pin Output Voltage vs Sourcing Current


IOVDD $=3.3 \mathrm{~V}$
Figure 6-37. Digital Pin Output Voltage vs Sourcing Current

### 6.9 Typical Characteristics (continued)

at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{APWR}=5 \mathrm{~V}, \mathrm{DPWR}=5 \mathrm{~V}$, and external clock with $\mathrm{f}_{\mathrm{CLK}}=8.192 \mathrm{MHz}$ (unless otherwise noted)


Figure 6-38. VCMy Output Voltage vs Temperature


Figure 6-40. AVDD and IOVDD LDO Output Voltage vs Temperature


Figure 6-39. AVDD and IOVDD LDO Output Voltage Histogram


Active mode, all ADCs enabled and converting
Figure 6-41. Supply Current vs Temperature


Active mode, all ADCs enabled and converting
Figure 6-42. Supply Current vs Supply Voltage

## 7 Parameter Measurement Information

### 7.1 Offset Drift Measurement

Offset drift is defined as the change in offset voltage over the specified temperature range. Offset drift is calculated using the box method in which a box is formed over the maximum and minimum offset voltages and over the specified temperature range. The box method specifies limits for the temperature error but does not specify the exact shape and slope of the device under test. For that reason, offset drift is specified as a positive number only, even though the drift can possibly be negative. Equation 1 shows the offset drift calculation using the box method:

$$
\begin{equation*}
\text { Offset Drift }\left(\mathrm{nV} /{ }^{\circ} \mathrm{C}\right)=10^{9} \times\left(\mathrm{V}_{\text {OFSMAX }}-\mathrm{V}_{\text {OFSMIN }}\right) /\left(\mathrm{T}_{\text {MAX }}-\mathrm{T}_{\text {MIN }}\right) \tag{1}
\end{equation*}
$$

where:

- $V_{\text {OFSMIN }}$ and $\mathrm{V}_{\text {OFSMAX }}=$ Minimum and maximum offset voltages over the specified temperature range
- $\mathrm{T}_{\text {MIN }}$ and $\mathrm{T}_{\text {MAX }}=$ Minimum and maximum temperatures


### 7.2 Gain Drift Measurement

Gain drift is defined as the change of gain error over the specified temperature range. Gain drift is calculated using the box method in which a box is formed over the maximum and minimum gain errors and over the specified temperature range. The box method specifies limits for the temperature error but does not specify the exact shape and slope of the device under test. For that reason, gain drift is specified as a positive number only, even though the drift can possibly be negative. Equation 2 describes the gain drift calculation using the box method.

$$
\begin{equation*}
\text { Gain Drift }\left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)=\left(\mathrm{GE}_{\text {MAX }}-\mathrm{GE}_{\text {MIN }}\right) /\left(\mathrm{T}_{\text {MAX }}-\mathrm{T}_{\text {MIN }}\right) \tag{2}
\end{equation*}
$$

where:

- $\mathrm{GE}_{\text {MIN }}$ and $\mathrm{GE}_{\text {MAX }}=$ Minimum and maximum gain errors over the specified temperature range
- $\mathrm{T}_{\text {MIN }}$ and $\mathrm{T}_{\text {MAX }}=$ Minimum and maximum temperatures


### 7.3 Noise Performance

Adjust the data rate and gain to optimize the noise performance of the individual ADCs. When reducing the data rate by increasing the oversampling ratio (OSR), averaging is increased and results in lower noise. Table 7-1 to Table 7-3 summarize the noise performance of ADC1y, ADC2y, and ADC3y. The data are representative of typical noise performance at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ using $\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}$. The data shown are typical input-referred noise results in units of $\mu \mathrm{V}_{\mathrm{RMS}}$ with the analog inputs shorted together and averaging data across a 1 -ms period. Use Equation 3 to calculate effective resolution from the provided $\mu \mathrm{V}_{\text {RMS }}$ numbers.

$$
\begin{equation*}
\text { Effective Resolution }=\ln \left[\left(2 \times V_{\text {REFy }} / \text { Gain }\right) / V_{\text {RMS-Noise }}\right] / \ln (2) \tag{3}
\end{equation*}
$$

The noise performance of ADC1y and ADC3y improves by a factor of $\sqrt{2}$ in global-chop mode.
Table 7-1. ADC1y Noise Performance ( $\mu \mathrm{V}_{\text {RMS }}$ ) at $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5 ^ { \circ }} \mathrm{C}$

| OSR1y | DATA RATE, <br> $\mathbf{f}_{\text {MCLK }}=\mathbf{8 . 1 9 2 ~ M H z ~}$ | $\mathbf{G A I N}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathbf{4}$ | $\mathbf{8}$ | $\mathbf{1 6}$ | $\mathbf{3 2}$ |
| 64 | 32 kSPS | 20.7 | 10.8 | 10.8 | 10.8 |
| 128 | 16 kSPS | 3.19 | 3.96 | 3.96 | 3.96 |
| 256 | 8 kSPS | 2.61 | 2.51 | 2.51 | 2.51 |
| 512 | 4 kSPS | 1.88 | 1.78 | 1.78 | 1.78 |
| 1024 | 2 kSPS | 1.46 | 1.28 | 1.28 | 1.28 |
| 2048 | 1 kSPS | 1.15 | 0.91 | 0.91 | 0.91 |
| 4096 | 0.5 kSPS | 0.88 | 0.65 | 0.65 | 0.65 |
| 8192 |  | 0.44 | 0.44 | 0.44 |  |

Table 7-2. ADC2y Noise Performance ( $\mu \mathrm{V}_{\text {RMS }}$ ) at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| OSR2y | CONVERSION TIME, <br> $\mathbf{f}_{\text {MCLK }}=\mathbf{8 . 1 9 2 ~ M H z}$ | GAIN |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{4}$ |
| 64 | $62.50 \mu \mathrm{~s}$ | 93.4 | 48.4 | 26.5 |
| 128 | $93.75 \mu \mathrm{~s}$ | 31.9 | 17.5 | 26.3 |
| 256 | $156.25 \mu \mathrm{~s}$ | 22.4 | 12.1 | 17.5 |
| 512 |  |  |  | 12.1 |

Table 7-3. ADC3y Noise Performance ( $\mu \mathrm{V}_{\text {RMS }}$ ) at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| OSR3y | DATA RATE, <br> $\mathbf{f}_{\text {MCLK }}=\mathbf{8 . 1 9 2 ~ M H z ~}$ | $\mathbf{1}$ | $\mathbf{y}$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 64 kSPS | 93.4 | $\mathbf{2}$ | $\mathbf{4}$ |
| 64 | 32 kSPS | 35.1 | 19.8 | 48.3 |
| 128 | 16 kSPS | 21.2 | 12.6 | 19.8 |
| 256 | 8 kSPS | 14.4 | 8.73 | 12.6 |
| 512 | 4 kSPS | 10.3 | 6.21 | 8.73 |
| 1024 | 2 kSPS | 7.37 | 4.29 | 6.21 |
| 2048 | 1 kSPS | 5.39 | 3.01 | 4.29 |
| 4096 | 0.5 kSPS | 3.52 | 2.05 | 3.01 |
| 8192 |  |  |  | 2.05 |

## 8 Detailed Description

### 8.1 Overview

The ADS131B26-Q1 is a fully integrated, high-voltage, battery-pack monitor for automotive electrical vehicle (EV) battery management systems (BMS) that integrates two simultaneous-sampling, high-precision, 24-bit ADC channels (ADC1A, ADC1B) to redundantly measure battery current with high resolution and accuracy using an external shunt resistor. Two independent digital overcurrent detection comparators (OCCA, OCCB) work in parallel to the two ADCs for fast overcurrent detection.

Another set of two simultaneous-sampling, 24-bit ADCs (ADC3A, ADC3B) are integrated to measure battery pack voltage using external high-voltage resistor dividers synchronously to the battery current for accurate battery state-of-charge and state-of-health calculations.

Additionally, two multiplexed, 16-bit ADC channels (ADC2A, ADC2B) are available to measure shunt temperature using external temperature sensors, such as thermistors or analog output temperature sensors, and other voltages in the system. ADC2A and ADC2B are equipped with channel sequencers that automatically step through the configured multiplexer inputs, select them for measurement, and start ADC conversions.

The device is partitioned into two sections, $A$ and $B$. The circuitry in section $A$ is independent from the circuitry in section $B$. However, both sections are powered from the same supply, derive their respective clocks from the same main clock source, and share the same digital control and serial interface.

Besides the various ADC channels, each section provides:

- A precision, low-drift, 1.25-V voltage reference (REFA, REFB) that feeds the ADCs in each section
- A negative charge pump (NCPA, NCPB) that provides a negative supply voltage for the gain stages in front of each ADC to allow signal measurements below ground
- A temperature sensor (TSA, TSB) to measure die temperature through ADC2A and ADC2B, respectively
- A Test DAC (Test DAC A, Test DAC B), which generates precision test voltages that can be routed for measurement to the ADCs in the other section
- Two GPIOs (GPIO0A, GPIO1A and GPIO0B, GPIO1B) with logic levels based on AVDD

In many BMS applications, the pack monitor is powered from an unregulated isolated DC/DC converter. For that reason, the ADS131B26-Q1 integrates linear regulators (AVDD and IOVDD LDOs) that accept voltages between 4 V and 16 V and provide regulated $3.3-\mathrm{V}$ analog and digital supply rails for the internal circuitry. The two low-dropout regulators (LDOs) can also provide a limited amount of current to external circuitry. A common use case is to power the primary side of a digital isolator, which isolates the SPI communication to a host microcontroller, with the IOVDD LDO output; see the ADS131B26Q1EVM-PDK Evaluation Module user guide.

The main clock for the ADS131B26-Q1 is either provided by the internal 8.192-MHz oscillator or by an external clock provided at the CLK pin.
A multitude of monitoring and diagnostic features are integrated in the device to mitigate and detect random hardware faults to aid in the development of functionally safe BMS, such as:

- Supply undervoltage, overvoltage, overtemperature, and oscillation monitors
- Supply-voltage readback capability through ADC2A and ADC2B
- A set of open-wire detection current sources and sinks per ADC
- Clock monitors
- Cyclic redundancy check (CRC), timeout monitor, and SCLK counter on the SPI to achieve high data integrity for the communication
- Register and memory map CRC
- ADC conversion and sequence counters

The device offers five GPIOs (GPIO0 through GPIO4) with logic levels based on IOVDD and optional pulsewidth modulation (PWM) input and output capability. GPIO2 can alternatively be configured as a FAULT output, and GPIO3 and GPIO4 can be configured as overcurrent comparator outputs.

As shown in Table 8-1, the ADS131B2x-Q1 family consists of three devices that differ in the amount of integrated ADC channels.

Table 8-1. ADS131B2x-Q1 Device Family Comparison by Available ADC Channels

| DEVICE | ADC1A, ADC1B | ADC2A | ADC2B | ADC3A, ADC3B |
| :---: | :---: | :---: | :---: | :---: |
| ADS131B23-Q1 | Yes | Yes | No | No |
| ADS131B24-Q1 | Yes | Yes | Yes | No |
| ADS131B26-Q1 | Yes | Yes | Yes | Yes |

### 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 Naming Conventions

Throughout this document, suffixes $x$ and $y$ refer to certain elements of the device:

- Suffix $y$ refers to elements in both sections $A$ and $B$.

For example, ADC1y refers to ADC1A as well as to ADC1B.

- Suffix $x$ either refers to all ADCs in one section or to all analog inputs of ADC2y.

For example, ADCxA refers to ADC1A, ADC2A, and ADC3A, and VxA refers to analog inputs V0A to V7A of ADC2A.

### 8.3.2 Precision Voltage References (REFA, REFB)

The ADS131B26-Q1 integrates two precision, low-drift, band-gap voltage references (REFA and REFB), one for each section of the device. The references have a nominal voltage of 1.25 V . No external voltage reference can be provided to the device. All ADCs in section A use REFA and, correspondingly, all ADCs in section B use REFB. The RCAPA and RCAPB pins are outputs of the voltage references. Decouple the RCAPA pin with a $1-\mu \mathrm{F}$ capacitor to AGNDA and the RCAPB pin with a $1-\mu \mathrm{F}$ capacitor to AGNDB. The voltage references are buffered and can source external circuitry with a limited amount of current out of the RCAPy pins. The buffers cannot sink any current. See the Electrical Characteristics table for details.

### 8.3.3 Clocking (MCLK, OSCM, OSCD)

The ADS131B26-Q1 requires a main clock (MCLK) to operate. As shown in Figure 8-1, the main clock to the ADS131B26-Q1 is provided in one of two ways:

- By the internal $8.192-\mathrm{MHz}$ main oscillator (OSCM) or
- By an external clock on the CLK pin

The CLK_SOURCE bit selects the according main clock source for the device. At device power-up or after device reset, the internal main oscillator is selected as the MCLK source by default.


Figure 8-1. Main Clock Selection Diagram
The modulator clock of the various delta-sigma ADCs is derived from the common main clock. A clock divider divides the main clock frequency ( $\mathrm{f}_{\text {MCLK }}$ ) by a factor of two to create the modulator frequency ( $\mathrm{f}_{\text {MOD }}=\mathrm{f}_{\text {MCLK }} / 2$ ) with a duty cycle of $50 \%$.
Before changing the clock source using the CLK_SOURCE bit, disable all ADCs using the respective ADC enable bits or set the device in standby mode to prevent clock glitching during the clock switchover. When switching from an external clock source to the internal main oscillator, keep the external clock running until after the device switched over to the internal main oscillator.

The ADS131B26-Q1 integrates a second internal oscillator, called the diagnostic oscillator (OSCD), which is used for various monitoring and diagnostic functions.

### 8.3.4 ADC1y

The primary purpose of the 24 -bit ADC1A and ADC1B is to redundantly measure battery current across an external low-side, GND-referenced shunt resistor.

The ADC1y channel signal chain consists of two differential analog inputs ( $\mathrm{CPy}, \mathrm{CNy}$ ), an input multiplexer followed by a programmable gain amplifier (PGA), a delta-sigma modulator and digital filter, and the global-chop and calibration logic.

### 8.3.4.1 ADC1y Input Multiplexer

The input multiplexer controls which signals are routed to the PGA of the ADC1y channel. Configure the input multiplexer using the MUX1y[1:0] bits. The input multiplexer allows the following inputs to be connected to the PGA:

- The differential analog signal between the CPy and CNy inputs.
- The inverse differential analog signal between the CPy and CNy inputs.
- Internal short to AGNDy. The analog inputs CPy and CNy are disconnected from the PGA in this case. Use this setting for self-offset calibration of the ADC1y channel.
- DC test signal provided by the Test DAC of the other section.

Figure 8-2 shows a diagram of the ADC1A input multiplexer and Table 8-2 lists the according switch positions depending on the MUX1A[1:0] bit settings.


Figure 8-2. ADC1A Input Multiplexer
Table 8-2. ADC1A Multiplexer Switch Positions Based on MUX1A[1:0] Bit Settings

| MUX1A[1:0] <br> SETTING | s1 | s2 | s3 | s3n | s_TDAC |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00b | Closed | Open | Closed | Open | Open |
| 01b | Closed | Open | Open | Closed | Open |
| 10 b | Open | Closed | Closed | Open | Open |
| 11 b | Open | Open | Closed | Open | Closed |

### 8.3.4.2 ADC1y Programmable Gain Amplifier (PGA)

ADC1y features an integrated programmable gain amplifier (PGA) that provides gains of 4, 8, 16, and 32. Select the gain setting using the GAIN1y[1:0] bits.
Varying the PGA gain scales the differential full-scale input voltage range (FSR) of ADC1y. Equation 4 describes the relationship between FSR and gain. Equation 4 uses the internal reference voltage, 1.25 V , as the scaling factor without accounting for gain error caused by tolerance in the reference voltage.

$$
\begin{equation*}
\text { FSR }= \pm 1.25 \mathrm{~V} / \text { Gain } \tag{4}
\end{equation*}
$$

Table 8-3 shows the corresponding full-scale ranges for each gain setting.
Table 8-3. ADC1y Full-Scale Range

| GAIN SETTING | FSR |
| :---: | :---: |
| 4 | $\pm 312.5 \mathrm{mV}$ |
| 8 | $\pm 156.25 \mathrm{mV}$ |
| 16 | $\pm 78.125 \mathrm{mV}$ |
| 32 | $\pm 39.063 \mathrm{mV}$ |

To measure bidirectional currents across a shunt resistor that is GND referenced, the PGA must accept voltages below GND. For that reason, the negative supply of the PGA is provided by an internal negative charge pump (NCPy). This provision allows the PGA to accept absolute input voltages on each input below GND.
The input impedance of the ADC1y channel is independent of the gain, OSR, and global-chop mode settings. The input impedance does, however, scale indirectly proportional with the MCLK frequency.

### 8.3.4.3 ADC1y $\Delta \Sigma$ Modulator

ADC1y uses a second-order delta-sigma ( $\Delta \Sigma$ ) modulator to convert the analog input signal to a 1 's density modulated digital bit-stream. The $\Delta \Sigma$ modulator oversamples the input signal at a frequency many times greater than the output data rate. The modulator frequency, $\mathrm{f}_{\text {MOD }}$, of ADC1y is equal to half the main clock frequency (that is, $\mathrm{f}_{\text {MOD }}=\mathrm{f}_{\text {MCLK }} / 2$ ).

### 8.3.4.4 ADC1y Digital Filter

The ADC1y $\Delta \Sigma$ modulator bitstream feeds into a digital filter. The digital filter is a linear phase, finite impulse response (FIR), low-pass sinc3 filter that attenuates the out-of-band quantization noise of the $\Delta \Sigma$ modulator. The low-resolution, high-speed modulator output is decimated and downsampled by the digital filter to produce high-resolution ADC data at an output data rate of $f_{\text {DATA }}$. The decimation factor, defined as per Equation 5 , is called the oversampling ratio (OSR).

$$
\begin{equation*}
O S R=f_{\text {MOD }} / f_{\text {DATA }} \tag{5}
\end{equation*}
$$

The OSR determines the amount of averaging that is applied to the modulator output in the digital filter and, therefore, the filter bandwidth and conversion noise. Higher OSRs lead to lower filter bandwidth and better noise performance.
The OSR is programmable within a range of 64 and 8192 using the OSR13y[2:0] bits. Table $8-4$ lists the OSR settings for ADC1y together with the corresponding output data rates and $-3-\mathrm{dB}$ frequencies of the sinc3 filter for a nominal MCLK frequency of 8.192 MHz .

Table 8-4. ADC1y OSR Settings, Output Data Rates and -3-dB Frequencies for $\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}$

| OSR | OUTPUT DATA RATE (f DATA ) | -3-dB FREQUENCY |
| :---: | :---: | :---: |
| 64 | 64 kSPS | 16.8 kHz |
| 128 | 32 kSPS | 8.4 kHz |
| 256 | 16 kSPS | 4.2 kHz |
| 512 | 8 kSPS | 2.1 kHz |
| 1024 | 4 kSPS | 1.0 kHz |
| 2048 | 2 kSPS | 524 Hz |
| 4096 | 1 kSPS | 262 Hz |
| 8192 | 500 SPS | 131 Hz |

Figure 8-3 and Figure 8-4 show the filter frequency response of the sinc3 filter. The sinc3 filter has infinite attenuation at integer multiples of the output data rate except for integer multiples of $f_{\text {MOD }}$. As with all digital filters, the digital filter response repeats at integer multiples of the modulator frequency, $f_{\text {MOD }}$. The data rate and filter notch frequencies scale with $f_{\text {MOD }}$.


Figure 8-3. Sinc3 Filter Frequency Response


Figure 8-4. Sinc3 Filter Frequency Response to $\mathrm{f}_{\text {MOD }}$ (OSR = 64)

### 8.3.4.5 ADC1y Offset and Gain Calibration

ADC1y provides the ability to compute offset and gain corrected conversion data using user-programmable offset and gain correction registers. As shown in Figure 8-5, the 24-bit offset correction value (OCAL1y[23:0]) is subtracted from the conversion data before being multiplied by the 16-bit gain correction factor (GCAL1y[15:0]). Output data are rounded to the final resolution and clipped to + FS and - FS code values after the scaling operation. The offset and gain calibration coefficients must be stored in external nonvolatile memory and programmed into the offset and gain calibration registers each time the device powers up or resets because the ADS131B26-Q1 registers are volatile.


Figure 8-5. Calibration Logic Block Diagram

The 24-bit offset calibration value is provided in two's-complement format and programmed into the OCAL1y[23:0] bit field that spans across the ADC1y_OCAL_MSB and ADC1y_OCAL_LSB registers. Table 8-5 shows example offset calibration values. The LSB size of the offset calibration value is calculated using Equation 6.

$$
\begin{equation*}
\text { LSB size }=\left(2 \times V_{\text {REFy }}\right) /\left(\text { GAIN1y } \times 2^{24}\right) \tag{6}
\end{equation*}
$$

Table 8-5. Offset Calibration Value Examples

| OCAL1y[23:0] VALUE | APPLIED OFFSET CORRECTION |
| :---: | :---: |
| 000010 h | -16 LSB |
| 000001 h | -1 LSB |
| FFFFFFh | 1 LSB |
| FFFFF0h | 16 LSB |

The 16-bit gain calibration value is provided in two's-complement format and programmed into the GCAL1y[15:0] bit field. One LSB of the gain calibration value equals a gain correction factor of $1 / 2^{16}=0.000015$. Table 8-6 shows example gain calibration values.

Table 8-6. Gain Calibration Value Examples

| GCAL1y[15:0] VALUE | APPLIED GAIN CORRECTION |
| :---: | :---: |
| 7FFFh | 1.499985 |
| 0001 h | 1.000015 |
| 0000 h | 1 |
| FFFFh | 0.999985 |
| 8000 h | 0.5 |

The recommended calibration procedure is as follows:

1. Preset the offset and gain calibration registers to OCAL1y[23:0] $=000000 \mathrm{~h}$ and GCAL1y[15:0] $=0000 \mathrm{~h}$, respectively.
2. Perform an offset calibration by shorting the ADC1y inputs internally using the respective input multiplexer setting (MUX1y[1:0] = 10b), or short the inputs externally at the system level to include the offset error of the external filter stages. Acquire multiple conversion data and write the average value of the data into the offset calibration registers. Averaging the data reduces conversion noise to improve calibration accuracy.
3. Perform a gain calibration by applying a precision calibration signal to the ADC1y inputs or at the system level to include the gain error of the external filter stages. Choose the calibration voltage to be less than the full-scale input range to avoid clipping the output code. Clipped output codes result in inaccurate calibration. For example, use a $150-\mathrm{mV}$ calibration signal when using gain $=8$. Acquire multiple conversion data and average the results. Use Equation 7 to calculate the gain calibration value.
Gain Calibration Value $=$ (expected output code / actual output code)
The expected output code for a $150-\mathrm{mV}$ calibration voltage using gain $=8$ is: $(150 \mathrm{mV} / \mathrm{LSB}$ size $)=$ $7 A E 148 \mathrm{~h}$, where LSB size $=(2 \times 1.25 \mathrm{~V}) /\left(8 \times 2^{24}\right)$. If the actual measured output code is 6 FB587h for example, then the gain calibration factor calculates to 1.1. The resulting gain calibration value to write into the GCAL1y[15:0] bit field is: $(1.1-1) /\left(1 / 2^{16}\right)=199 A h$.

### 8.3.4.6 ADC1y Conversion Data

Conversion data for ADC1A and ADC1B are 24 bits and are automatically output on SDO as part of the SPI frame, unless register data are output following a register read command.

Data are provided in binary two's-complement format. Use Equation 8 to calculate the size of one code (LSB).

$$
\begin{equation*}
1 \text { LSB }=\left(2 \times \mathrm{V}_{\text {REFy }} / \text { Gain }\right) / 2^{24}=+ \text { FSR } / 2^{23} \tag{8}
\end{equation*}
$$

A positive full-scale input $\mathrm{V}_{\text {IN }} \geq+\mathrm{FSR}-1 \mathrm{LSB}=\mathrm{V}_{\text {REFy }}$ / Gain -1 LSB produces an output code of 7FFFFFh and a negative full-scale input ( $\mathrm{V}_{\mathbb{I}} \leq-\mathrm{FSR}=-\mathrm{V}_{\mathrm{REFy}} /$ Gain) produces an output code of 800000 h . The output clips at these codes for signals that exceed full-scale.
Table 8-7 summarizes the ideal output codes for different input signals.
Table 8-7. Ideal Output Code versus Input Signal (24-Bit Conversion Data)

| INPUT SIGNAL <br> $\left(\mathbf{V}_{\text {IN }}=\mathbf{V}_{\text {AINP }}-\mathbf{V}_{\text {AINN }}\right)$ | IDEAL OUTPUT CODE |
| :---: | :---: |
| $\geq$ FSR $\left(2^{23}-1\right) / 2^{23}$ | $7 F F F F F h$ |
| FSR $/ 2^{23}$ | 000001 h |
| 0 | 000000 h |
| $-F S R / 2^{23}$ | FFFFFFh |
| $\leq-F S R$ | 800000 h |

Figure 8-6 shows the mapping of the analog input signal to the output codes.


Figure 8-6. Code Transition Diagram (24-Bit Conversion Data)

### 8.3.5 ADC2y

The purpose of the multiplexed, 16-bit ADC2A and ADC2B is to measure shunt temperature using external thermistors or analog output temperature sensors, and any other voltages that must be measured in the BMS.
The ADC2y channel signal chain consists of eight analog inputs (VOy to V7y), an input multiplexer followed by a programmable gain amplifier (PGA), a delta-sigma modulator and digital filter, calibration logic, and a channel sequencer.

### 8.3.5.1 ADC2y Input Multiplexer

The input multiplexer controls which signals are routed to the positive and negative PGA inputs of the ADC2y channel in each sequence step. Configure the input multiplexer using the SEQ2y_STEPn_CH_P[3:0] and SEQ2y_STEPn_CH_N bits.

The input multiplexer allows the following inputs to be connected to the PGA:

- Any of the eight analog inputs, VOy to V7y, in single-ended measurement configuration when AGNDy is selected as the negative multiplexer channel.
- Any of the seven analog inputs, V0y to V6y, in single-ended measurement configuration when V7y is selected as the negative multiplexer channel and connected to AGNDy externally.
- Any of the seven analog inputs, V0y to V6y, in pseudo-differential measurement configuration when V7y is selected as the negative multiplexer channel. Connect a positive bias voltage to V7y in this case, either using an external bias voltage or the internal common-mode voltage of the VCMy buffer.
- Internal temperature sensor, TSy.
- Internal short to AGNDy. Use this setting for self-offset calibration of the ADC2y channel.
- DC test signal provided by the Test DAC of the other section.
- Attenuated signals of the various supply voltages (APWR, DPWR, AVDD, IOVDD, and DVDD).

Whenever a signal other than an analog input is selected as the positive multiplexer input, the analog inputs are disconnected from the PGA and AGNDy is selected automatically as the negative multiplexer input. Figure 8-7 illustrates a diagram of the ADC2A input multiplexer.


Figure 8-7. ADC2A Input Multiplexer

### 8.3.5.2 ADC2y Programmable Gain Amplifier (PGA)

ADC2y features an integrated programmable gain amplifier (PGA) that provides gains of 1, 2, and 4. Select the gain setting using the SEQ2y_STEPn_GAIN[1:0] bits.
Varying the PGA gain scales the differential full-scale input voltage range (FSR) of ADC2y. Equation 9 describes the relationship between FSR and gain. Equation 9 uses the internal reference voltage, 1.25 V , as the scaling factor without accounting for gain error caused by tolerance in the reference voltage.

$$
\begin{equation*}
\text { FSR }= \pm 1.25 \mathrm{~V} / \text { Gain } \tag{9}
\end{equation*}
$$

Table 8-8 shows the corresponding full-scale ranges for each gain setting.
Table 8-8. ADC2y Full-Scale Range

| GAIN SETTING | FSR |
| :---: | :---: |
| 1 | $\pm 1.25 \mathrm{~V}$ |
| 2 | $\pm 625 \mathrm{mV}$ |
| 4 | $\pm 312.5 \mathrm{mV}$ |

When performing single-ended measurements (that is, AGNDy is selected as the negative multiplexer channel for ADC2y), gain settings of 1 and 2 only allow for unipolar measurements, whereas gain setting of 4 allows for both unipolar and bipolar input voltage measurements. See the absolute input voltage range specification of ADC2y in the Recommended Operating Conditions table for details and the ADC2y Measurement Configurations section for example input configurations. Unipolar measurements only use the positive code range from approximately 0000 h to 7 FFFh , which maps to an input voltage range from approximately 0 V to +FS .
The input impedance of the ADC2y channel depends on two factors: the main clock frequency ( $\mathrm{f}_{\text {MCLK }}$ ) and the selected OSR setting. The Electrical Characteristics table lists typical input impedance values for $\mathrm{f}_{\text {MCLK }}=$ 8.192 MHz at the various OSR settings. Increasing the OSR by twice the value effectively doubles the input impedance. The input impedance scales indirectly proportional with the MCLK frequency.

### 8.3.5.3 ADC2y $\boldsymbol{\Delta \Sigma}$ Modulator

ADC2y uses a second-order, delta-sigma ( $\Delta \Sigma$ ) modulator to convert the analog input signal to a 1 's density modulated digital bitstream. The $\Delta \Sigma$ modulator oversamples the input signal at a frequency many times greater than the output data rate. The modulator frequency, $f_{\text {MOD }}$, of ADC2y is equal to half the main clock frequency (that is, $f_{\text {MOD }}=f_{\text {MCLK }} / 2$ ).

### 8.3.5.4 ADC2y Digital Filter

The ADC2y $\Delta \Sigma$ modulator bitstream feeds into a digital filter. The digital filter is a linear phase, finite impulse response (FIR), low-pass sinc filter that attenuates the out-of-band quantization noise of the $\Delta \Sigma$ modulator.
In contrast to ADC1y, ADC2y always operates in a single-shot conversion mode fashion. The ADC2y sequencer triggers the individual conversions. The digital filter resets at the start of every conversion and must completely settle for every conversion. ADC2y only outputs settled conversion results, assuming that the input signal settled before the conversion started.

Use the OSR2y[1:0] bits to select the conversion time for ADC2y. For an OSR = 64, the filter is comprised of a pure sinc3 filter. A sinc3 filter takes three cycles to settle. Therefore, the conversion time for an OSR $=64$ equals $\left(3 \times 64 / f_{\text {MOD }}=192 \mathrm{t}_{\text {MOD }}=384 \mathrm{t}_{\text {MCLK }}\right)$. For higher OSR settings the sinc3 filter is followed by a sinc1 filter.
Table 8-9 lists an overview of the OSR settings and the corresponding conversion times for ADC2y based on a nominal MCLK frequency of 8.192 MHz .

Table 8-9. ADC2y OSR Settings and Conversion Times for $\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}$

| OSR |  | CONVERSION TIME |  |  |
| :---: | :---: | :---: | :---: | :---: |
| OVERALL | SINC3 | SINC1 | $\mathbf{t}_{\text {MCLK }}$ | $\boldsymbol{\mu s}$ |
| 64 | 64 | 1 | $384 \mathrm{t}_{\text {MCLK }}$ | $46.87 \mu \mathrm{~s}$ |
| 128 | 64 | 2 | $512 \mathrm{t}_{\text {MCLK }}$ | $62.50 \mu \mathrm{~s}$ |
| 256 | 64 | 4 | $768 \mathrm{t}_{\text {MCLK }}$ | $93.75 \mu \mathrm{~s}$ |
| 512 | 64 | 8 | $1280 \mathrm{t}_{\text {MCLK }}$ | $156.25 \mu \mathrm{~s}$ |

### 8.3.5.5 ADC2y Offset and Gain Calibration

ADC2y provides the ability to compute offset and gain corrected conversion data using user-programmable offset and gain correction registers. The same calibration values are used for all sequence steps, however, the offset and gain correction factors are not applied when the internal temperature sensor is selected for measurement by MUX2y. As shown in Figure 8-8, the 16-bit offset correction value (OCAL2y[15:0]) is subtracted from the conversion data before being multiplied by the 16-bit gain correction factor (GCAL2y15:0]). Output data are rounded to the final resolution and clipped to +FS and -FS code values after the scaling operation. The offset and gain calibration coefficients must be stored in external nonvolatile memory and programmed into the offset and gain calibration registers each time the device powers up or resets because the ADS131B26-Q1 registers are volatile.


Figure 8-8. Calibration Logic Block Diagram
The 16-bit offset calibration value is provided in two's-complement format and programmed into the OCAL2y[15:0] bit field. Table 8-10 shows example offset calibration values. The LSB size of the offset calibration value is calculated using Equation 10 and Equation 11 depending on the selected gain setting.

$$
\begin{align*}
& \text { GAIN2y }=1: \text { LSB size }=V_{\text {REFy }} / 2^{15}  \tag{10}\\
& \text { GAIN2y }=2 \text { or } 4: \text { LSB size }=V_{\text {REFy }} /\left(2 \times 2^{15}\right) \tag{11}
\end{align*}
$$

Table 8-10. Offset Calibration Value Examples

| OCAL2y[15:0] VALUE | APPLIED OFFSET CORRECTION |
| :---: | :---: |
| 0010 h | -16 LSB |
| 0001 h | -1 LSB |
| FFFFh | 1 LSB |
| FFF0h | 16 LSB |

The 16-bit gain calibration value is provided in two's-complement format and programmed into the GCAL2y[15:0] bit field. One LSB of the gain calibration value equals a gain correction factor of $1 / 2^{16}=0.000015$. Table 8-11 shows example gain calibration values.

Table 8-11. Gain Calibration Value Examples

| GCAL2y[15:0] VALUE | APPLIED GAIN CORRECTION |
| :---: | :---: |
| $7 F F F h$ | 1.499985 |
| 0001 h | 1.000015 |
| 0000 h | 1 |
| FFFFh | 0.999985 |
| 8000 h | 0.5 |

The recommended calibration procedure is as follows:

1. Preset the offset and gain calibration registers to OCAL2y[15:0] $=0000 \mathrm{~h}$ and GCAL2y[15:0] $=0000 \mathrm{~h}$, respectively.
2. Perform an offset calibration by shorting the ADC2y input in one or multiple sequence steps internally to AGNDy using the respective input multiplexer setting (SEQ2y_STEPn_CH_P[3:0] = 1001b), or short one of the ADC2y inputs externally at the system level to include the offset error of the external filter stages. Set the gain for the respective sequence step to 1 or 2 . Acquire multiple conversion data and write the average value of the data into the offset calibration registers. Averaging the data reduces conversion noise to improve calibration accuracy.
3. Perform a gain calibration by applying a precision calibration signal to one of the ADC2y inputs or at the system level to include the gain error of the external filter stages. Choose the calibration voltage to be less than the full-scale input range to avoid clipping the output code. Clipped output codes result in inaccurate calibration. For example, use a $1.2-\mathrm{V}$ calibration signal when using gain $=1$. Acquire multiple conversion data and average the results. Use Equation 12 to calculate the gain calibration value.
Gain Calibration Value $=($ expected output code $/$ actual output code $)$
The expected output code for a 1.2-V calibration voltage using gain $=1$ is: $(1.2 \mathrm{~V} / \mathrm{LSB}$ size $)=7 \mathrm{AE} 1 \mathrm{~h}$, where LSB size $=\left(1.25 \mathrm{~V} / 2^{15}\right)$. If the actual measured output code is $6 F B 6 \mathrm{~h}$ for example, then the gain calibration factor calculates to 1.1. The resulting gain calibration value to write into the GCAL2y[15:0] bit field is: $(1.1-1) /\left(1 / 2^{16}\right)=199 A h$.

### 8.3.5.6 ADC2y Sequencer

See the ADC2y Sequencer Operation and Sequence Modes section for details.

### 8.3.5.7 VCMy Buffers

The ADC2y signal chain includes a bias voltage generator of typically 0.78 V followed by a common-mode buffer, VCMy. When the VCMy_EN bit is set, the output of the VCMy buffer is internally connected to the V7y multiplexer channel to provide the bias voltage to V7y. Use the VCMy buffer to implement pseudo-differential measurements, where V7y is selected as the negative multiplexer channel of ADC2y.

When the VCMy buffer is enabled, the capacitive load from V7y to AGNDy must be limited to less than 100 pF .

### 8.3.5.8 ADC2y Measurement Configurations

ADC2y allows measurements of input voltages in three different configurations, as summarized in Table 8-12, Figure 8-9, Figure 8-10, and Figure 8-11.

Table 8-12. Overview of Possible Measurement Configurations for ADC2y

| INPUT <br> CONFIGURATION | POSITIVE MUX <br> CHANNEL | NEGATIVE MUX <br> CHANNEL | GAIN | INPUT RANGE | ABSOLUTE <br> INPUT VOLTAGE | FIGURE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Single-ended | V0y to V7y | AGNDy | 1,2 , or 4 | Unipolar | 0 V to +FS $=$ <br> VREFy $/$ Gain | Figure 8-9 |
| Single-ended | V0y to V7y | AGNDy | 4 | Bipolar | -0.3125 V to <br> 0.3125 V | Figure 8-10 |
| Pseudo-differential | V0y to V6y | V7y | 1,2 , or 4 | Bipolar | $\mathrm{V}_{\mathrm{V7y}} \pm \mathrm{FS} \mathrm{P}^{(1)}$ | Figure 8-11 |

(1) Actual input range limited by absolute input voltage range specification in the Recommended Operating Conditions table.


Figure 8-9. Single-Ended Input, Unipolar Voltage Measurement (Gain = 1)


Figure 8-10. Single-Ended Input, Bipolar Voltage Measurement (Gain = 4)


Figure 8-11. Pseudo-Differential Input, Bipolar Voltage Measurement (Gain = 2, Using Internal Bias Voltage)

### 8.3.5.9 ADC2y Conversion Data

Conversion data for the sequence steps of ADC2y are 16 bits and (in contrast to ADC1y and ADC3y conversion data) stored in the user register space (register addresses 10h to 2Fh). Read ADC2y conversion data using the register read command.

Data are provided in binary two's-complement format. Use Equation 13 to calculate the size of one code (LSB).

$$
\begin{equation*}
1 \text { LSB }=\left(2 \times \mathrm{V}_{\text {REFy }} / \text { Gain }\right) / 2^{16}=+\mathrm{FSR} / 2^{15} \tag{13}
\end{equation*}
$$

A positive full-scale input $\mathrm{V}_{\mathbb{I N}} \geq+\mathrm{FSR}-1 \mathrm{LSB}=\mathrm{V}_{\text {REFy }} /$ Gain -1 LSB produces an output code of 7 FFFh and a negative full-scale input ( $\mathrm{V}_{\mathrm{IN}} \leq-\mathrm{FSR}=-\mathrm{V}_{\text {REFy }} / \mathrm{Gain}$ ) produces an output code of 8000 h . The output clips at these codes for signals that exceed full-scale.
Table 8-13 summarizes the ideal output codes for different input signals.
Table 8-13. Ideal Output Code versus Input Signal
(16-Bit Conversion Data)

| INPUT SIGNAL <br> $\left(\mathbf{V}_{\text {IN }}=\mathbf{V}_{\text {AINP }}-\mathbf{V}_{\text {AINN }}\right)$ | IDEAL OUTPUT CODE |
| :---: | :---: |
| $\geq \mathrm{FSR}\left(2^{15}-1\right) / 2^{15}$ | 7 FFFh |
| $\mathrm{FSR} / 2^{15}$ | 0001 h |
| 0 | 0000 h |
| $-\mathrm{FSR} / 2^{15}$ | FFFFh |
| $\leq-\mathrm{FSR}$ | 8000 h |

Figure 8-12 shows the mapping of the analog input signal to the output codes.


Figure 8-12. Code Transition Diagram (16-Bit Conversion Data)

### 8.3.6 ADC3y

The primary purpose of ADC3A and ADC3B is to redundantly measure battery pack voltage using external high-voltage resistor dividers simultaneously with the battery current of ADC1A and ADC1B. However any other signal measurements can be implemented with ADC3y as well.
ADC3y leverages the same circuit implementations for the input multiplexer, $\Delta \Sigma$-modulator, digital filter and calibration function as ADC1y. Please refer to the respective ADC1y sections for details. The PGA however leverages the circuit implementation of ADC2y because ADC3y is also primarily meant for voltage measurements.

### 8.3.7 General-Purpose Digital Inputs and Outputs (GPIOO to GPIO4)

The ADS131B26-Q1 offers five GPIO pins (GPIO0 to GPIO4) that use logic levels based on the IOVDD supply. See the Electrical Characteristics table for details regarding the logic high and low levels. The GPIOs offer a multitude of configuration options:

- Configure the individual GPIOs as either digital inputs or digital outputs using the respective GPIOx_DIR bits ( $\mathrm{x}=0,1,2,3$, or 4 ).
- Configure the input and output format of the individual GPIOs as either static logic levels or PWM using the respective GPIOx_FMT bits. See the GPIOx PWM Output Configuration section for details on how to configure the PWM period and duty cycle for a specific GPIO.
- Four of the GPIO pins can be configured with a special output function (FAULT, MHD, OCCA, and OCCB) using the respective GPIOx_SRC bits. Configure GPIOx as a digital output using the GPIOx_DIR bit when selecting the special output function for GPIOx.

Use the GPOx_DAT bit to drive a logic high or low level on the respective GPIO pin when GPIOx is configured as a digital output. The GPIO outputs are push-pull. GPIOx ignores the value written to the GPOx_DAT bit when configured for a special output function.

The device always reads back the value of the GPIOs and provides the detected logic level in the GPIx_DAT[1:0] bit fields, no matter if GPIOx is configured as digital input or output. See the GPIx_DAT[1:0] bit field descriptions for details on how the device decodes PWM signals.
The GPIOs are configured as inputs when the device is held in reset.

### 8.3.7.1 GPIOx PWM Output Configuration

When GPIOx is configured for PWM format using the GPIOx_FMT bit, the PWM period and duty cycle can be independently configured for a logic high and low level with fine granularity. The GPIOx_LL_PWM_LC[6:0] (GPIOx logic low level PWM low counter value) and GPIOx_LL_PWM_HC[6:0] (GPIOx logic low level PWM high counter value) bits together with the GPIOx_PWM_TB[1:0] (GPIOx PWM time base) bits determine the PWM period and duty cycle when a logic low level is driven as per the GPOx_DAT bit. Similarly, the GPIOx_LH_PWM_LC[6:0] (GPIOx logic high level PWM low counter value) and GPIOx_LH_PWM_HC[6:0] (GPIOx logic high level PWM high counter value) bits together with the GPIOx_PWM_TB[1:0] bits determine the PWM period and duty cycle when a logic high level is driven as per the GPOx_DAT bit.
The following equations specify the PWM period and duty cycle:

$$
\begin{align*}
& \text { PWM period }=(P W M \text { high counter value }+\mathrm{PWM} \text { low counter value }) \times \mathrm{PWM} \text { time base }  \tag{14}\\
& \mathrm{PWM} \text { low time }=(\mathrm{PWM} \text { low counter value } \times \mathrm{PWM} \text { time base })  \tag{15}\\
& \mathrm{PWM} \text { high time }=(\mathrm{PWM} \text { high counter value } \times \mathrm{PWM} \text { time base })  \tag{16}\\
& \mathrm{PWM} \text { duty cycle }=\mathrm{PWM} \text { high time } /(\mathrm{PWM} \text { high time }+\mathrm{PWM} \text { low time }) \tag{17}
\end{align*}
$$

Figure 8-13 depicts a visual representation of how the various configuration values produce a certain PWM output. The PWM period always starts with the PWM low time. Changes to the PWM period and duty cycle based on the GPOx_DAT bit only take effect at the start of a new PWM period.
Table 8-14 provides example configuration values for GPIO1 where the logic high level is configured for $75 \%$ duty cycle using a 1 -ms period and the logic low level for a $25 \%$ duty cycle using the same 1 -ms period. The PWM time base is chosen as $8.192 \mathrm{MHz} / 1024=125 \mu \mathrm{~s}$, assuming an $\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}$ is used. The sum of the high and low counter must be eight in this case to yield a PWM period of $8 \times 125 \mu \mathrm{~s}=1 \mathrm{~ms}$. Changing the GPIO1_LL_PWM_LC[6:0] = 3Ch = 60 and the GPIO1_LL_PWM_HC[6:0] $=14 \mathrm{~h}=20$ (for example) results in the same $25 \%$ duty cycle, but at a PWM period of $80 \times 125 \mu \mathrm{~s}=10 \mathrm{~ms}$.


Figure 8-13. GPIOx PWM Output Timing Diagram
Table 8-14. GPIO1 PWM Configuration Example

| BIT FIELD | BIT FIELD SETTING | VALUE | CORRESPONDING TIME <br> (BASED ON f $_{\text {MCLK }}=\mathbf{8 . 1 9 2 ~ M H z ) ~}$ |
| :---: | :---: | :---: | :---: |
| GPIO1_PWM_TB[1:0] | 3 h | $1024 \times \mathrm{t}_{\text {MCLK }}$ | $125 \mu \mathrm{~s}$ |
| GPIO1_LL_PWM_LC[6:0] | 06 h | 6 | $750 \mu \mathrm{~s}$ |
| GPIO1_LL_PWM_HC[6:0] | 02 h | 2 | $250 \mu \mathrm{~s}$ |
| GPIO1_LH_PWM_LC[6:0] | 02 h | 2 | $250 \mu \mathrm{~s}$ |
| GPIO1_LH_PWM_HC[6:0] | 06 h | 6 | $750 \mu \mathrm{~s}$ |

### 8.3.7.2 GPIOx PWM Input Readback

For GPIOx to decode PWM input signals, configure the GPIOx_FMT bit for PWM decoding. GPIOx uses the time base configured in the GPIOx_PWM_TB[1:0] bits for PWM decoding. The decoded input value is provided in the GPIx_DAT[1:0] bit field. The GPIOs decode PWM signals with four different levels as specified in the GPI_DAT[1:0] bit field description.

The GPIx_DAT[1:0] bits need up to two PWM cycles to indicate the correct logic level after the PWM period or duty cycle applied to GPIOx changed.

### 8.3.8 General-Purpose Digital Inputs and Outputs (GPIO0A, GPIO1A, GPIO0B, GPIO1B)

The ADS131B26-Q1 offers four additional GPIO pins (GPIO0A, GPIO1A, GPIO0B, and GPIO1B) that use logic levels based on the AVDD supply. See the Electrical Characteristics table for details regarding the logic high and low levels. The GPIOs offer a multitude of configuration options:

- Configure the individual GPIOs as either digital inputs or digital outputs using the respective GPIOxy_DIR bits ( $x=0$ or $1, y=A$ or $B$ ).
- Configure the input format of the individual GPIOs for either static logic level or PWM inputs using the respective GPIOxy_FMT bits. In contrast to GPIO0 to GPIO4, the GPIOxy do not offer PWM output capability. Select the appropriate PWM timebase for each GPIO PWM decoder using the GPIOxy_PWM_TB[1:0] bits. The timebase of the source driving the GPIOxy input must be equal to or slower than the timebase of the GPIOxy input decoder, otherwise the logic levels are not correctly decoded. GPIOxy always uses static logic levels when configured as a digital output.
- GPIOxy are shared with analog inputs VPy and VNy, respectively. Disable ADC3y (ADC3y_EN = 0b) and set GPIOy_PIN_CFG = 1b to configure the pins as GPIOs. The setting of the GPIOy_PIN_CFG bit is ignored and the inputs are forced to analog inputs when ADC3y_EN = 1b.

Use the GPOxy_DAT bit to drive a logic high or low level on the respective GPIO pin when GPIOxy is configured as a digital output. The GPIO outputs are push-pull.

The device always reads back the value of the GPIOs and provides the detected logic level in the GPIxy_DAT[1:0] bit fields, regardless if GPIOxy is configured as a digital input or output. See the GPIxy_DAT[1:0] bit field descriptions for details on how the device decodes PWM signals. The GPlxy_DAT[1:0] bit field reads back 00b when GPIOxy is configured as an analog input.

### 8.3.9 Monitors and Diagnostics

The ADS131B26-Q1 integrates many monitor and diagnostic circuits to aid in the design of functional safety systems. Monitors detect faults in the device, such as a supply undervoltage condition, whereas diagnostics detect faults within the monitoring circuit to check if the monitor is still working as intended.
Table 8-15 provides an overview of all available monitors and diagnostics. Most monitors can be enabled or disabled as required using a dedicated monitor enable bit. If a monitor detects a fault, the according low-active fault flag is set to Ob . Except for the communication-related monitor fault flags, the fault flags must be cleared to 1 b by the host after the fault condition is removed. The communication-related monitor fault flags reset to 1 b automatically in the SPI frame following a frame where no communication fault occurred.
The monitors that have a dedicated diagnostic circuit to check the integrity of the monitor show the respective diagnostic enable bit in Table 8-15. Monitors that do not show a dedicated diagnostic enable bit are diagnosed through other means, as explained in the Safety Manual.
The monitors have individual fault response times, which is the time from fault occurrence to fault flag indication, as specified in the Electrical Characteristics table.

Table 8-15. Monitor and Diagnostic Overview

| MONITOR NAME | MONITOR ENABLE BIT | MONITOR FAULT FLAG | DIAGNOSTIC ENABLE BIT | FAULT FLAG REGISTER LOCATION |
| :---: | :---: | :---: | :---: | :---: |
| SUPPLY MONITORS AND DIAGNOSTICS |  |  |  |  |
| Reset | N/A | RESETn | See Safety Manual | STATUS_MSB |
| AVDD overvoltage | AVDD_OV_EN | AVDD_OVn | AVDD_OV_DIAG_EN | SUPPLY_STATUS |
| AVDD undervoltage | AVDD_UV_EN | AVDD_UVn | AVDD_UV_DIAG_EN | SUPPLY_STATUS |
| IOVDD overvoltage | IOVDD_OV_EN | IOVDD_OVn | IOVDD_OV_DIAG_EN | SUPPLY_STATUS |
| IOVDD undervoltage | IOVDD_UV_EN | IOVDD_UVn | IOVDD_UV_DIAG_EN | SUPPLY_STATUS |
| DVDD overvoltage | DVDD_OV_EN | DVDD_OVn | DVDD_OV_DIAG_EN | SUPPLY_STATUS |
| DVDD undervoltage | DVDD_UV_EN | DVDD_UVn | DVDD_UV_DIAG_EN | SUPPLY_STATUS |
| AVDD oscillation | AVDD_OSC_EN | AVDD_OSCn | AVDD_OSC_DIAG_EN | SUPPLY_STATUS |
| IOVDD oscillation | IOVDD_OSC_EN | IOVDD_OSCn | IOVDD_OSC_DIAG_EN | SUPPLY_STATUS |
| DVDD oscillation | DVDD_OSC_EN | DVDD_OSCn | DVDD_OSC_DIAG_EN | SUPPLY_STATUS |
| AVDD LDO overtemperature warning | AVDD_OTW_EN | AVDD_OTWn | See Safety Manual | SUPPLY_STATUS |
| IOVDD LDO overtemperature warning | IOVDD_OTW_EN | IOVDD_OTWn | See Safety Manual | SUPPLY_STATUS |
| AVDD LDO output current limit | AVDD_CL_EN | AVDD_CLn | N/A | SUPPLY_STATUS |
| IOVDD LDO output current limit | IOVDD_CL_EN | IOVDD_CLn | N/A | SUPPLY_STATUS |
| AGNDA pin disconnect | AGNDA_DISC_EN | AGNDA_DISCn | AGNDA_DISC_DIAG_EN | SUPPLY_STATUS |
| AGNDB pin disconnect | AGNDB_DISC_EN | AGNDB_DISCn | AGNDB_DISC_DIAG_EN | SUPPLY_STATUS |
| DGND pin disconnect | DGND_DISC_EN | DGND_DISCn | DGND_DISC_DIAG_EN | SUPPLY_STATUS |
| CLOCK MONITORS AND DIAGNOSTICS |  |  |  |  |
| Main clock frequency | MCLK_MON_EN | MCLK_FAULTn | MCLK_HI_DIAG_EN, MCLK_LO_DIAG_EN | CLOCK_STATUS |
| Diagnostic oscillator watchdog | OSCD_WD_EN | OSCD_WDn | OSCD_WD_DIAG_EN | CLOCK_STATUS |
| Main clock watchdog | MCLK_WD_EN | MCLK_WDn | MCLK_WD_DIAG_EN | CLOCK_STATUS |

Table 8-15. Monitor and Diagnostic Overview (continued)

| MONITOR NAME | MONITOR ENABLE BIT | MONITOR FAULT FLAG | DIAGNOSTIC ENABLE BIT | FAULT FLAG REGISTER LOCATION |
| :---: | :---: | :---: | :---: | :---: |
| DIGITAL MONITORS AND DIAGNOSTICS |  |  |  |  |
| Register map section 1 CRC | REG_MAP1_CRC_EN | $\underset{\mathrm{n}}{\text { REG_MAP1_CRC_FAULT }}$ | See Safety Manual | DIGITAL_STATUS |
| Register map section 2 CRC | REG_MAP2_CRC_EN | $\underset{\text { REG_MAP2_CRC_FAULT }}{\text { n }}$ | See Safety Manual | DIGITAL_STATUS |
| Register map section 3 CRC | REG_MAP3_CRC_EN | REG_MAP3_CRC_FAULT | See Safety Manual | DIGITAL_STATUS |
| Memory map CRC | N/A | $\underset{\mathrm{n}}{\mathrm{MEM}} \underset{\mathrm{MAP}}{ }$ | $\underset{\text { MEM_MAP_CRC_DIAG[1: }}{\substack{\text { MEM } \\ \hline}}$ | DIGITAL_STATUS |
| GPIOA readback | N/A | N/A | GPIOA_DIAG_EN | GPIA_GPIB_DATA |
| GPIOB readback | N/A | N/A | GPIOB_DIAG_EN | GPIA_GPIB_DATA |
| GPIO readback | N/A | N/A | GPIO_DIAG_EN | GPI_DATA |
| COMMUNICATION MONITORS AND DIAGNOSTICS |  |  |  |  |
| SPI CRC | N/A | SPI_CRC_FAULTn | See Safety Manual | STATUS_MSB |
| SPI timeout | TIMEOUT_EN | SPI_TIMEOUTn | See Safety Manual | STATUS_MSB |
| SCLK counter | SCLK_COUNTER_EN | SCLK_COUNT_FAULTn | See Safety Manual | STATUS_MSB |
| Register access | N/A | REG_ACCESS_FAULTn | See Safety Manual | STATUS_MSB |

In addition to the monitors that detect faults in the device, the ADS131B26-Q1 also provides the indicators shown in Table 8-16, which provides feedback about the device state or behavior.

Table 8-16. Indicator Overview

| INDICATOR NAME | INDICATOR STATUS BIT | STATUS BIT REGISTER LOCATION |
| :--- | :---: | :---: |
| Command response | COMMAND_RESPONSE[3:0] | STATUS_MSB |
| Lock state | LOCK | STATUS_MSB |
| Clock source | CLOCK | STATUS_MSB |
| Operating mode | MODE | STATUS_MSB |
| ADC2A sequence active | SEQ2A_ACTIVE | STATUS_LSB |
| ADC2B sequence active | SEQ2B_ACTIVE | STATUS_LSB |
| OTP bank | OTB_BANK | DIGITAL_STATUS |

Lastly, the device provides the conversion and sequence counters shown in Table 8-17 for the individual ADCs.
Table 8-17. Conversion and Sequence Counter Overview

| COUNTER NAME | COUNTER BITS | COUNTER BITS REGISTER LOCATION |
| :--- | :---: | :---: |
| ADC1A conversion counter | CONV1A_COUNT[1:0] | STATUS_LSB |
| ADC1B conversion counter | CONV1B_COUNT[1:0] | STATUS_LSB |
| ADC2A sequencer counter | SEQ2A_COUNT[1:0] | STATUS_LSB |
| ADC2B sequencer counter | SEQ2B_COUNT[1:0] | STATUS_LSB |

Besides the monitors, indicators, and counters mentioned in the previous tables, the ADS131B26-Q1 offers additional means to check the integrity of the device, such as:

- Power-supply voltage readback using ADC2A or ADC2B
- Two temperature sensors, TSA and TSB
- Two test DACs, TDACA and TDACB
- Open-wire detection current sources and sinks on every ADC


### 8.3.9.1 Supply Monitors

Individual power-on reset (POR) circuits are implemented on the AVDD, IOVDD, and DVDD supplies. If any of the three supplies drop below the respective POR threshold, the device is held in reset.

The ADS131B26-Q1 monitors the outputs of the three internal LDOs (AVDD, IOVDD, and DVDD) for overvoltage (OV), undervoltage (UV), and oscillations. See the Electrical Characteristics table for the according monitor detection thresholds. If an OV event occurs, the respective LDO shuts down to prevent damage to the internal circuitry. The LDO turns back on after the output voltage drops below the OV threshold. The device can potentially reset if the supply voltage drops below the POR threshold before the LDO is turned on again. The LDOs do not shut down when an OV diagnostic is performed.
AVDD or IOVDD can be supplied externally when shorting APWR to AVDD or DPWR to IOVDD, respectively, thus bypassing the internal LDOs. The monitors check the externally provided supply when bypassing the internal LDO. Configure the IOVDD OV and UV monitor thresholds using the IOVDD_OV_TH and IOVDD_UV_TH bits based on the used IOVDD supply.
The AVDD and IOVDD LDOs integrate individual temperature sensors to indicate potential overtemperature events. Configure the overtemperature warning thresholds using the AVDD_OTW_CFG[1:0] and IOVDD_OTW_CFG[1:0] bits.
The AGNDA, AGNDB, and DGND pins are monitored for pin disconnections. The AGND pin is implemented redundantly and therefore does not provide a pin disconnection monitor.
The AVDD and IOVDD LDOs are designed with an output current limit to prevent excessive current draw from the LDOs. When the LDOs operate in current limit, the according fault flags are set. If more current draw is demanded from the LDOs than the current limit, then the LDO output voltage typically drops below the POR threshold and causes a POR event.

### 8.3.9.2 Clock Monitors

The ADS131B26-Q1 integrates a diagnostic oscillator (OSCD) to monitor the frequency of the selected main clock (MCLK), which is either sourced from the internal main oscillator (OSCM) or from an external clock provided at the CLK pin. The MCLK_FAULTn flag is set to $0 b$ when the frequencies between the main clock and the diagnostic oscillator deviate by more than the main clock fault detection frequency threshold (MCLK_FAULT_TH).
Additionally, individual watchdogs (MCLK_WD and OSCD_WD) monitor the main clock and the diagnostic oscillator to detect a missing clock signal. The MCLK_WDn flag is set to $0 b$ when the MCLK frequency drops below $\mathrm{f}_{\text {MCLK_WD_TH, }}$, and the OSCD_WDn flag is set to $\overline{0} \mathrm{~b}$ when the OSCD frequency drops below $\mathrm{f}_{\text {OSCD_WD_TH. }}$.

### 8.3.9.3 Digital Monitors

The following sections explain the available digital monitors, such as register map CRC, memory map CRC, and GPIO readback functionality.

### 8.3.9.3.1 Register Map CRC

Register map CRCs in the ADS131B26-Q1 detect unintended changes in the register map contents. The register map is divided into four sections.
Section 0 includes read-only bits that update the values based on the device state or ADC2y conversion data. Therefore, section 0 does not offer any register map CRC check.

Sections 1 to 3 include the device configuration bits and provide independent CRC checks. Enable the register map CRC for each section using the REG_MAPx_CRC_EN ( $x=1$ to 3 ) bits. When the register map CRC for a section is enabled, the device constantly calculates a 16 -bit CRC value across that register map section and compares the internal calculation result against the CRC value provided by the user in the REG_MAPx_CRC_VALUE[15:0] bit field. If the internal calculation result and the REG_MAPx_CRC_VALUE[15:0] do not match, the REG_MAPx_CRC_FAULTn is set to 0b. No other action is taken by the device in the event of a register map section CRC fault.

The CRC calculation begins with the MSB of the first register in the respective register section and ends with the LSB of the last specified register in the respective register section using the polynomial selected in the CRC_TYPE bit. Table 8-18 shows the exact registers that are covered by the register map CRC in each section. Two types of CRC polynomials are available: CCITT CRC and ANSI CRC (CRC-16). See the Communication Cyclic Redundancy Check (CRC) section for details on the CRC polynomials. The CRC calculations are initialized with the seed value of FFFFh.

Table 8-18. Registers Covered by Register Map CRC

| REGISTER SECTION | REGISTERS COVERED BY REGISTER MAP CRC |
| :---: | :--- |
| 0 | N/A |
| 1 | 40 h to 59 h |
| 2 | 80 h to A 3 h |
| 3 | C0h to E3h |

The CRC calculation is implemented serially, one register map bit per OSCD period. Therefore, unintended bit changes are not indicated immediately in the REG_MAPx_CRC_FAULTn fault flags, but can take up to $\mathrm{t}_{\mathrm{p}(\text { REG_MAP_CRC })}$.
Use the following procedure to change register bits in sections 1 to 3 without accidentally causing a REG_MAPx_CRC_FAULTn indication:

- Disable the register map section $\times$ CRC by setting REG_MAPx_CRC_EN $=0 b$
- Wait the fault response time $t_{\text {p(REG_MAP_CRC) }}$
- If the REG_MAPx_CRC_FAULTn fault flag is set to $0 b$, clear the fault flag by writing 1 b to the REG_MAPx_CRC_FAULTn bit
- Optional: Verify the REG_MAPx_CRC_FAULTn fault flag is cleared to 1 b
- Optional: Clear the DIGITAL_FAULTn fault flag by writing 1 b to the DIGITAL_FAULTn bit
- Change the section $x$ register bits as needed
- Update the REG_MAPx_CRC_VALUE[15:0] bits based on the new register map section x settings
- Enable the register map section $x$ CRC by setting REG_MAPx_CRC_EN = 1b

Register bits in section x can also be changed while the register map section x CRC is enabled, as discussed in the following procedure, but can cause unintended REG_MAPx_CRC_FAULTn indications.

- Change the section $x$ register bits as needed while the register map section $x$ CRC is enabled
- Update the REG_MAPx_CRC_VALUE[15:0] bits based on the new register map section $x$ settings
- Wait the fault response time $t_{\text {p(REG_MAP_CRC) }}$
- If the the REG_MAPx_CRC_FAULT̄n fault flag is set to $0 b$, clear the fault flag by writing 1 b to the REG_MAPx_CRC_FAULTn bit
- Optional: Verify the REG_MAPx_CRC_FAULTn fault flag is cleared to 1 b
- Optional: Clear the DIGITAL_FAULTn fault flag by writing 1 b to the DIGITAL_FAULTn bit


### 8.3.9.3.2 Memory Map CRC

Similar to the register map CRC, the device uses a memory map CRC to check the internal memory for random bit changes. Changes to the internal memory bits can cause undetermined device behavior or degraded device performance.
The memory map CRC is always enabled and constantly calculates the CRC value across the internal memory map. The device compares the calculation result against a memory map CRC value that is stored in the memory map in production. If the internal calculation result and the stored memory map CRC value do not match, the MEM_MAP_CRC_FAULTn is set to 0 b . No other action is taken by the device in the event of a memory map CRC fault.

The CRC calculation is implemented serially, one memory map word per OSCD period. Therefore random bit changes are not indicated immediately in the MEM_MAP_CRC_FAULTn fault flag, but can take up to $t_{\text {p(MEM_MAP_CRC) }}$.
In case of a memory map CRC fault, write 1 b to the MEM_MAP_CRC_FAULTn bit to clear the fault flag to 1 b . Reset the device if the fault flag continues to set to 0 b .

### 8.3.9.3.3 GPIO Readback

All available GPIOs (GPIOx, GPIOxy) in ADS131B26-Q1 provide an independent readback path when the respective GPIO is configured as digital output. That means an input receiver circuit independent from the output driver circuit detects the voltage level driven on the GPIO pin. The result of the readback is displayed in the according GPIx_DAT[1:0] and GPIxy_DAT[1:0] bit fields.

### 8.3.9.4 Communication Monitors

The communication related monitors (SPI CRC, SPI timeout, and SCLK counter) are explained in detail in the Serial Interface Communication Structure section.

In addition, the register access monitor indicates if a read or write register access was attempted to register addresses FFh or beyond. Writing to or reading from not specified register addresses within the address range from 00h to FEh does not trigger a fault indication. The data and register address returned when reading from a non-existing register is all 0 s .

### 8.3.9.5 Fault Flags and Fault Masking

Every monitor in the ADS131B26-Q1 has a corresponding fault flag (see Table 8-15) that sets to 0b when the respective monitor detects a fault condition. As shown in Table 8-19, the RESETn and communication related fault flags are located in the STATUS_MSB register, whereas the supply, clock, and digital related fault flags are grouped together in detailed status registers. The STATUS_MSB register is transmitted as part of the STATUS word at the beginning of every SPI frame as described in the STATUS Word section. To allow immediate indication of any of the supply, clock, or digital related faults as part of the STATUS word, every detailed status register has a corresponding combined fault flag in the STATUS_MSB register. That is, if any of the fault flags in the detailed status register set to $0 b$, then the combined fault flag sets to $0 b$ as well.

Table 8-19. Detailed Status Registers and Corresponding Combined Fault Flags

| MONITOR FAULT FLAGS FOR: | DETAILED STATUS REGISTER LOCATION | COMBINED FAULT FLAG <br> IN STATUS_MSB REGISTER |
| :---: | :--- | :---: |
| Supply | SUPPLY_STATUS | SUPPLY_FAULTn |
| Clock | CLOCK_STATUS | CLOCK_FAULTn |
| Digital | DIGITAL_STATUS | DIGITAL_FAULTn |

To clear a set combined fault flag to 1 b , the host must first clear all set fault flags in the corresponding detailed status register. Only after all fault flags in the detailed status register are cleared to 1 b can the host clear the combined fault flag by writing 1 b .

The ADS131B26-Q1 allows additional masking of individual fault flags located in the detailed status registers from triggering the combined fault flag in the STATUS_MSB register. The masking bits are located in the SUPPLY_FAULT_MASK, CLOCK_FAULT_MASK, and DIGITAL_FAULT_MASK registers. If a fault flag in a detailed status register is masked, a fault indicated by this masked fault flag does not trigger a fault indication of the combined fault flag in the STATUS_MSB register. However, the fault is still indicated by the fault flag in the detailed status register.

The following examples for the AVDD OV monitor explain the various configuration options:

- No AVDD OV fault indication required in either SUPPLY_STATUS (AVDD_OVn fault flag) or STATUS_MSB (SUPPLY_FAULTn fault flag) register: Disable the AVDD OV monitor by setting AVDD_OV_EN = 0b.
- AVDD OV fault indication in SUPPLY_STATUS, but not in STATUS_MSB register: Enable the AVDD OV monitor by setting AVDD_OV_EN = 1b. Mask the AVDD_OVn fault flag from triggering the SUPPLY_FAULTn fault flag by setting AVDD_OV_MASK = 1b.
- AVDD OV fault indication in both SUPPLY_STATUS and STATUS_MSB register: Enable the AVDD OV monitor by setting AVDD_OV_EN = 1b. Unmask the AVDD_OVn fault flag by setting AVDD_OV_MASK = 0b.


### 8.3.9.6 FAULT Pin

The GPIO2/FAULT pin can be configured as a FAULT indication output by setting GPIO2_DIR = 1b and GPIO2_SRC = 0b. The FAULT pin is active when any of the STATUS_MSB[14:7] fault flags set to 0b. The FAULT pin changes to inactive as soon as all STATUS_MSB[14:7] fault flags are cleared to 1b.
The actual output signal of the FAULT pin when active or inactive depends on the GPIO2 format (GPIO2_FMT bit) and FAULT pin polarity (FAULT_POL bit) configuration. See the respective bit descriptions and the GeneralPurpose Digital Inputs and Outputs (GPIOO to GPIO4) section for details. Table 8-20 shows an example where the FAULT pin is configured for a static low signal in an active state, and a static high signal in an inactive state. The pin can for example also be configured for a static low signal in an active state, and a PWM output signal with $50 \%$ duty cycle in an inactive state to act as some sort of heart beat to indicate there is no fault. The configuration options are endless.

Table 8-20. FAULT Pin Output Behavior Configuration Example

| REGISTER BIT | BIT SETTING | DESCRIPTION |
| :---: | :---: | :--- |
| GPIO2_DIR | 1 b | GPIO2/FAULT pin configured as digital output |
| GPIO2_SRC | 0 b | FAULT selected as data source for GPIO2/FAULT pin |
| GPIO2_FMT | 0 b | GPIO2/FAULT pin configured for static output levels |
| FAULT_POL | 0 b | FAULT output is active low |

Additionally, the ADS131B26-Q1 allows masking of any of the eight STATUS_MSB[14:7] fault flags from triggering the FAULT pin. Use the mask bits in the FAULT_PIN_MASK register to mask individual fault flags. If a fault flag is masked and the respective fault flag is set to 0 b in the STATUS_MSB register, then no fault is indicated on the FAULT pin.

### 8.3.9.7 Diagnostics and Diagnostic Procedure

Diagnostics detect faults within a monitoring circuit to check if the monitor is still working as intended. Enable a diagnostic using the respective enable bit in Table 8-15 to inject a fault condition into the monitoring circuit. When the according monitor fault flag sets to Ob within the specified monitor fault response time (see the Electrical Characteristics table), the diagnostic completed successfully, indicating a correctly working monitor.
Except for the main clock frequency monitor diagnostics (MCLK_HI_DIAG_EN and MCLK_LO_DIAG_EN), all diagnostics can be performed simultaneously to save execution time. The MCLK_HI_DIAG_EN and MCLK_LO_DIAG_EN diagnostics must be performed sequentially. However, either the MCLK_HI_DIAG_EN or the MCLK_LO_DIAG_EN can be executed together with all other diagnostics.
The following steps outline the general procedure for implementing a monitor diagnostic. An example for implementing the AVDD UV monitor diagnostic is shown in parentheses.

- Enable monitor (set AVDD_UV_EN = 1b)
- Wait the fault response time (wait $\left.\mathrm{t}_{\mathrm{p}\left(A V D D \_U V\right)}\right)$
- Clear the detailed fault flag (write 1 b to $\mathrm{A} \overline{\mathrm{V}} \mathrm{D} \_\mathrm{UV}$ )
- Optional: Verify that the detailed fault flag is cleared to 1 b (read AVDD_UVn)
- Optional: Clear the main fault flag (write 1 b to SUPPLY_FAULTn)
- Enable diagnostic (set AVDD_UV_DIAG_EN = 1b)
- Wait the fault response time (wait $\left.\mathrm{t}_{\mathrm{p}\left(A V D D \_U V\right)}\right)$
- Check if the detailed fault flag is set to 0b (read AVDD_UVn)
- Disable monitor (set AVDD_UV_EN = 0b)
- Disable diagnostic (set AVDD_UV_DIAG_EN = 0b)
- Clear the detailed fault flag (write $\overline{1}$ b to $\overline{\mathrm{V}} D D_{Z} \mathrm{UV}$ )
- Optional: Clear the main fault flag (write 1b to SUPPLY_FAULTn)
- Enable monitor (set AVDD_UV_EN = 1b)

The memory map CRC diagnostic is a small exception. Instead of an enable bit, select any of the three bit patterns available in the MEM_MAP_CRC_DIAG[1:0] bit field to inject into the memory map CRC calculation.

### 8.3.9.8 Indicators

The ADS131B26-Q1 provides a set of indicator bits inside the STATUS_MSB and STATUS_LSB registers that help to verify the state of the device:

- Command response: The COMMAND_RESPONSE[3:0] bit field is transmitted in every SPI frame and provides feedback about the command that was received by the device in the previous frame. Information about which command was executed is also provided. See the COMMAND_RESPONSE[3:0] register bit field description for details.
- Lock state: The LOCK bit indicates if the device is currently locked or unlocked. See the Commands section for details on how to lock and unlock the device.
- Clock source: The CLOCK bit indicates which clock source the device is using as the main clock, either the internal main oscillator (OSCM) or an external clock provided at the CLK pin.
- Operating mode: The MODE bit indicates which mode the device is currently operating in, either active, standby, or power-down mode.
- ADC2A sequence active: The SEQ2A_ACTIVE bit indicates if a sequence on ADC2A is currently in progress.
- ADC2B sequence active: The SEQ2B_ACTIVE bit indicates if a sequence on ADC2B is currently in progress.

An additional OTP_BANK status bit is provided in the DIGITAL_STATUS register. The device includes two one-time programmable (OTP) memory banks, bank 0 and bank 1. Device configuration and calibration data are stored during device production in those OTP banks. A corrupted OTP bank can cause undetermined device behavior or degraded device performance. The information in bank 0 is duplicated in bank 1 for redundancy. At device power-up or during reset, the device loads the content of OTP bank 0 into the internal memory. If the device fails to acquire the data from bank 0 , then the device loads the content from OTP bank 1. The OTP_BANK bit indicates which bank was acquired. The device performs normally even when running from OTP bank 1.

If the device fails to acquire data from OTP bank 1 as well, then the memory map CRC fault flag is set to 0b. If resetting the device does not clear the MEM_MAP_CRC_FAULTn fault flag, consider the device damaged.

### 8.3.9.9 Conversion and Sequence Counters

The STATUS_LSB register includes 2-bit conversion and sequence counters for the various ADCs (CONV1y_COUNT[1:0], SEQ2y_COUNT[1:0]).

The conversion counter, CONV1y_COUNT[1:0], increments every time a new conversion on ADC1y completes. Because ADC1A and ADC3A always start converting at the same time when both ADCs are enabled, the CONV1A_COUNT[1:0] indicates the conversion count for ADC3A as well. If ADC1A is disabled, but ADC3A is enabled, then CONV1A_COUNT[1:0] indicates the conversion number for ADC3A. The same is true for ADC1B and ADC3B and CONV1B_COUNT[1:0]. The counter rolls over from 11b to 00b. To reset the counter, disable ADC1y and ADC3y or place the device in standby or power-down mode. The device makes sure that the conversion counter value always matches to the ADC1y and ADC3y conversion results that are output in the same SPI frame.

The sequence counter, SEQ2y_COUNT[1:0], increments every time a new sequence on ADC2y completes. The counter rolls over from 11b to 00b. To reset the counter, disable ADC2y or place the device in standby or power-down mode. The device makes sure that the sequence counter value always matches to the ADC2y conversion step results that are output in the same SPI frame. That means, if a new sequence completes while reading out conversion results from the ADC2y conversion step result registers (SEQxy_STEPx_DATA), the conversion results from the new sequence run are blocked from overwriting the conversion result registers, but are internally buffered. Only after the read command is complete do the buffered conversion results from the new sequence run update the conversion step result registers.

### 8.3.9.10 Supply Voltage Readback

In addition to the dedicated supply monitors, all supplies (APWR, DPWR, AVDD, IOVDD, and DVDD) can also be measured back internally through ADC2A or ADC2B. Resistor dividers are integrated in the device to attenuate the supply voltages to within the input voltage range of ADC2A and ADC2B. See the Electrical Characteristics table for the according attenuation factors. Use the SEQ2y_STEPx_CH_P[3:0] bits to configure an ADC2y sequence step for any of the supply voltage measurements.
The supply voltage measurement accuracy depends on two factors:

- Multiplexer delay time (configured using the MUX2y_DELAY[2:0] bits)
- ADC2y conversion time (configured using the OSR2y[1:0] bits)

The large resistor divider values used internally to divide the supply voltages down together with the internal filter capacitor lead to a large RC filter time constant. The input signal therefore needs considerable time to settle when the ADC2y multiplexer selects one of the supply voltage measurements. Increasing the multiplexer delay time provides more time for the input signal to settle after the multiplexer change before ADC2y starts converting. Setting the multiplexer delay time equal to or greater than $256 \times \mathrm{t}_{\text {MCLK }}$ provides sufficient time for the input signals to settle when measuring the supply voltages.

If increasing the multiplexer delay time is not possible, because the delay time affects all sequence steps equally, configure multiple consecutive sequence steps for the same supply voltage measurement. Then disregard the initial sequence step readings where the conversions are not settled yet.

The input impedance of ADC2y changes with the selected conversion time, see the Electrical Characteristics table. The impedance of the resistor divider interacts with the input impedance of ADC2y leading to a gain error. Increasing the ADC2y input impedance by increasing the ADC2y conversion time reduces the gain error for the supply voltage measurements.
See Figure 6-32 for details on how the supply voltage measurement accuracy changes with the multiplexer delay time and the ADC2y conversion time.

### 8.3.9.11 Temperature Sensors (TSA, TSB)

The ADS131B26-Q1 integrates two independent temperature sensors, TSA and TSB, one in each section of the device. Use the temperature sensors to measure the die temperature of each section. The temperature sensors output a linear voltage that is proportional to temperature. The output voltage characteristics ( $\mathrm{TS}_{\text {Offset }}, \mathrm{TS}_{\mathrm{TC}}$ ) of the temperature sensors are specified in the Electrical Characteristics table.
Use ADC2A to measure the output signal of TSA. To select TSA for measurement, configure any of the ADC2A sequence steps (SEQ2A_STEPx_CH_P[3:0]) for TSA measurement. For best measurement performance, configure the respective sequence step for gain $=2$ using the SEQ2A_STEPx_GAIN[1:0] bits. Correspondingly, use ADC2B to measure the output signal of TSB.
Equation 18 shows how to convert the measured temperature sensor output voltage to die temperature:

$$
\begin{equation*}
\text { Die temperature }\left[{ }^{\circ} \mathrm{C}\right]=25^{\circ} \mathrm{C}+\left(\text { Measured voltage }-\mathrm{TS}_{\text {Offset }}\right) / \mathrm{TS}_{\text {TC }} \tag{18}
\end{equation*}
$$

### 8.3.9.12 Test DACs (TDACA, TDACB)

The ADS131B26-Q1 integrates two independent Test DACs, TDACA and TDACB, one in each section of the device. TDACA uses the voltage reference in section A (REFA), and TDACB uses the voltage reference in section B (REFB). Use the TDACy_VALUE[2:0] bits to set the Test DAC output voltage to one of eight available settings. The output voltage of Test DAC A can be applied as an input signal to any of the ADCs in section B for measurement to check the accuracy and integrity of the ADCxB signal chains, including the voltage reference (REFB). Use the respective ADCxB multiplexer configuration bits to select Test DAC A as an input signal. Correspondingly, the output voltage of Test DAC B can be applied as an input signal to any of the ADCs in section A for measurement.

Selecting the Test DAC as an input signal for multiple ADCs at the same time can degrade the measurement accuracy because of loading of the Test DAC output.

### 8.3.9.13 Open-Wire Detection

To detect potential pin fault conditions (such as open, short-to-adjacent pin, short-to-GND, or short-to-supply) on the individual ADC analog input pins, every ADC integrates a dedicated open-wire detection (OWD) current source and sink. See Figure 8-2 and Figure 8-7 for how the current sources and sinks are connected to the ADC inputs. The input path of ADC2y includes a series impedance of approximately $200 \Omega$, see Figure 8-7. Consider the additional voltage drop across this impedance when enabling the current source or sink on any of the ADC2y inputs.
As listed in Table 8-21, every current source and sink offers individual configuration and control.
Table 8-21. Open-Wire Detection Current Source and Sink Configuration

| REGISTER BITS |  |
| :---: | :--- |
| OWDxy_SOURCE_VALUE[1:0] | Fnables current source and selects current source value from three available settings |
| OWDxy_SINK_VALUE[1:0] | Enables current sink and selects current sink value from three available settings |
| OWDxy_SOURCE_MUX | Selects the input channel that the current source is routed to |
| OWDxy_SINK_MUX | Selects the input channel that the current sink is routed to |

### 8.3.9.14 Missing Host Detection and MHD Pin

The ADS131B26-Q1 offers a missing host detection (MHD) monitor that detects when the host is not communicating with the device anymore. A watchdog timer checks the time between two SPI frames with valid commands including valid CRCs. If a valid command with a valid CRC is not received within the watchdog time window, the host is considered missing. There is no monitor fault flag that indicates a missing host, only the MHD pin is used to detect this fault.

To use the missing host detection mode, configure the GPIOO/MHD pin as output (GPIOO_DIR = 1b) and the GPIOO source for missing host detection mode (GPIOO_SRC = Ob). When the watchdog times out, the MHD pin is set active. Enable the missing host detection mode by setting the MHD_CFG[1:0] bits to one of the three available watchdog timeout windows. To reset the MHD output after a missing host was detected, disable the missing host detection mode by setting MHD_CFG $=00 \mathrm{~b}$.
The actual output signal of the MHD pin when active or inactive depends on the GPIOO format (GPIOO_FMT bit) and MHD pin polarity (MHD_POL bit) configuration. See the respective bit descriptions and the General-Purpose Digital Inputs and Outputs (GPIOO to GPIO4) section for details. Table 8-22 shows an example where the MHD pin is configured for a static low signal in an active state, and a static high signal in an inactive state. The pin can for example also be configured for a static low signal in an active state, and a PWM output signal with $50 \%$ duty cycle in an inactive state to act as some sort of heart beat signal as long as the device detects a valid host.

Table 8-22. MHD Pin Output Behavior Configuration Example

| REGISTER BIT | BIT SETTING | DESCRIPTION |
| :---: | :---: | :--- |
| GPIOO_DIR | 1 b | GPIOO/MHD pin configured as digital output |
| GPIOO_SRC | 0 b | MHD selected as data source for GPIOO/MHD pin |
| GPIOO_FMT | 0 b | GPIOO/MHD pin configured for static output levels |
| MHD_POL | 0 b | MHD output is active low |

### 8.3.9.15 Overcurrent Comparators (OCCA, OCCB)

The ADS131B26-Q1 integrates two digital overcurrent comparators (OCCA, OCCB), that provide a faster response to overcurrent conditions than ADC1y, especially when ADC1y is operating at low data rates. The comparators use the ADC1y $\Delta \Sigma$ modulator (and therefore the same multiplexer and PGA settings as ADC1y) but with a separate digital fast filter that works in parallel to the main ADC1y digital filter. This fast filter is a sinc3 implementation with a fixed OSR of 64. The offset and gain calibration values (OCAL1y[23:0], GCAL1y[15:0]) for ADC1y do not affect the OCCy comparators, which means there is no user calibration of the overcurrent comparators possible.

Enable the overcurrent comparators using the OCCy_EN bits. To use overcurrent comparator OCCy, ADC1y must be enabled (ADC1y_EN = 1b) as well so that the ADC1y modulator is active. However, conversions on ADC1y do not need to be started to use the overcurrent comparator function. The sinc3 filter of the comparator starts operating as soon as the OCCy_EN bit is set and runs independently of the conversion state of ADC1y.

The digital fast filter of the comparator outputs 16-bit conversion results that are internally compared against a high and low threshold, configured by the OCCy_HIGH_TH[15:0] and OCCy_LOW_TH[15:0] register bits, respectively. The comparator triggers when the conversion results exceed the high threshold or when the results fall below the low threshold. Set OCCy_HIGH_TH[15:0] = 7FFFh to disable the high threshold detection. Similarly, set OCCy_LOW_TH[15:0] = 8000h to disable the low threshold detection.
OCCy_NUM[4:0] configures the number of conversions that the output of the digital fast filter must exceed the programmed high or low threshold before flagging an overcurrent condition in the OCCy_HTn or OCCy_LTn status bits, respectively. An internal counter keeps track of the number of conversions that exceed either the high or low threshold. The counter resets as soon as one conversion result drops below the threshold again or when the OCCy comparator is disabled (OCCy_EN = Ob).

Disable the overcurrent comparator (OCCy_EN = Ob) before changing any comparator settings in the OCCy_CFG, OCCy_HIGH_THRESHOLD, or OCCy_LOW_THRESHOLD registers.

Similar to the detailed supply, clock, and digital status flags, the detailed status flags in the OCC_STATUS register feed a combined OCC_FAULTn flag in the STATUS_MSB register. That is, if any of the fault flags in the OCC_STATUS register set to Ob, then the OCC_FAULTn flag sets to Ob as well.

To clear a set OCC_FAULTn flag to 1 b after the overcurrent condition is removed, the host must first clear all set fault flags in the OCC_STATUS register. Only after all fault flags in the OCC_STATUS register are cleared to 1b can the host clear the OCC_FAULTn flag by writing 1 b .
The ADS131B26-Q1 allows additional masking of the four fault flags located in the OCC_STATUS register from triggering the combined OCC_FAULTn flag in the STATUS_MSB register. The masking bits are located in the OCC_FAULT_MASK register. If a fault flag in the OCC_STATUS register is masked, then a fault indicated by this masked fault flag does not trigger the OCC_FAULTn flag in the STATUS_MSB register. However, the fault is still indicated by the fault flag in the OCC_STATUS register.

### 8.3.9.15.1 OCCA and OCCB Pins

Each comparator can be configured to drive a dedicated overcurrent comparator fault pin (OCCA and OCCB pins) for fast overcurrent indication without SPI communication. To configure GPIO3/OCCA for overcurrent comparator output, set GPIO3_DIR = 1b for digital output function and GPIO3_SRC $=0 \mathrm{~b}$ for OCCA output. Equivalently, set GPIO4_DIR = 1b and GPIO4_SRC = 0b to configure GPIO4/OCCB for overcurrent comparator B output.

The OCCy pins indicate a fault when either the OCCy_HTn or OCCy_LTn bits, or both set to Ob. The mask bits in the OCC_FAULT_MASK register do not affect the output of the OCCy pins.

The actual output signal of the OCCy pins when active or inactive is configured in the same way as the FAULT pin. Use the GPIO3_FMT and OCCA_POL bits to configure the output behavior of the OCCA pin, and the GPIO4_FMT and OCCB_POL bits to configure the OCCB pin behavior.

### 8.3.9.15.2 Overcurrent Indication Response Time

The fault indication response time to an overcurrent event depends on the amount of overshoot of the input signal beyond the comparator threshold. The reason for this dependency is the settling time of the sinc3 filter that is used for the digital comparator function.
Figure 8-14 and Figure 8-15 show two examples for the OCCA fault indication behavior with OCCA_NUM[4:0] = 00000b, that is only one conversion must exceed the threshold to trigger a fault. In Figure 8-14 the comparator triggers in less than $64 / \mathrm{f}_{\text {MOD }}\left(=15.6 \mu \mathrm{~s}\right.$ when using $\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}$ ) because the sinc3 filter already settles to a value above the set high threshold in one conversion due to the large overshoot beyond the high threshold on the input signal. Figure 8-15 shows a worst case scenario where the sinc3 filter needs even four conversion periods to settle to a value above the set high threshold because the input signal barely exceeds the high threshold and the overcurrent event happens in the middle of a fast filter conversion cycle.


Figure 8-14. OCCA Behavior With Large Input Overshoot


Figure 8-15. OCCA Behavior With Small Input Overshoot
The response time changes when global-chop mode of ADC1y is enabled and ADC1y is converting. See the Overcurrent Indication Response Time in Global-Chop Mode section for details.

### 8.4 Device Functional Modes

### 8.4.1 Power-Up and Reset

The ADS131B26-Q1 is reset in one three ways:

- Power-on reset (POR)
- RESETn pin (hardware reset)
- RESET command (software reset)

After a reset occurs, the user registers reset to the respective default settings and the device is in active mode. All ADCs are enabled, but no conversions are started. With all three reset options, a low-to-high transition on the DRDYn pin indicates that the SPI interface is ready for communication. The device ignores any SPI communication before this point and SDO stays low.

### 8.4.1.1 Power-On Reset (POR)

Power-on reset (POR) is the reset that occurs when valid supply voltages are first applied to the device. The POR process requires $t_{\text {POR }}$ to complete from when all supply voltages exceed the respective POR thresholds (AVDD_POR_TH, IOVDD_POR_TH, and DVDD_POR_TH) to allow the internal circuitry to power up. The DRDYn pin transitions from low to high immediately after $t_{\text {POR }}$, indicating the SPI interface is ready for communication.

### 8.4.1.2 RESETn Pin

The RESETn pin is an active low pin with an internal pulldown resistor to DGND. The device resets if the pin is held low for longer than $t_{w(R S L)}$ and maintains a reset state until the RESETn pin is returned high. The host must actively drive the pin high for the device to operate. Wait for at least $t_{\text {REGACQ }}$ after the RESETn pin is brought high or for the DRDYn rising edge before communicating with the device.

### 8.4.1.3 RESET Command

The ADS131B26-Q1 can be reset with the SPI RESET command. See the RESET section for details. A device reset occurs immediately after the RESET command is latched. The host must wait for at least $t_{\text {REGACQ }}$ or for the DRDYn rising edge before communicating with the device.

### 8.4.2 Operating Modes

The ADS131B26-Q1 offers three operating modes: active, standby, and power-down mode. The mode is programmable using the OP_MODE[1:0] bits. Figure $8-16$ shows how the device transitions between the different operating modes.


Figure 8-16. Operating Mode State Diagram

### 8.4.2.1 Active Mode

Active mode is the default operating mode after power-up or reset. In active mode all internal circuitry is powered up. By default all ADCs are enabled, but no conversions are started. The individual ADCs can be enabled or disabled using the respective ADCxy_EN bits. ADC conversions can only be started in active mode and when the respective ADC is enabled.

### 8.4.2.2 Standby Mode

In standby mode all internal circuitry is powered up, but all ADCs are disabled and ongoing conversions are stopped immediately irrespective of the ADCxy_EN bit settings. No ADC conversions can be started in standby mode. Transition the device to standby mode before changing the main clock source using the CLK_SOURCE bit to prevent clock glitching during the clock switchover.

### 8.4.2.3 Power-Down Mode

In power-down mode, all nonessential internal circuitry (such as the ADCs, voltage references, and oscillators) is powered down. The LDOs and POR circuitry stay active. Register settings are retained in power-down mode. All ADCs are disabled and ongoing conversions are stopped immediately irrespective of the ADCxy_EN bit settings. No conversions can be started in power-down mode. When transitioning to active mode, wait for the voltage reference start-up time before starting any conversions to allow the voltage references to power up.

### 8.4.3 ADC Conversion Modes

### 8.4.3.1 ADC1y and ADC3y Conversion Modes

The ADS131B26-Q1 offers two conversion modes for ADCs ADC1y and ADC3y: continuous-conversion and single-shot conversion mode.

The CONV_MODE13A bit selects the conversion mode for both ADC1y and ADC3y.
Do not change the contents of the following registers while conversions on ADC1y are ongoing: ADC1y_ADC3y_CFG, ADC1y_OCAL_MSB, ADC1y_OCAL_LSB, and ADC1y_GCAL. Stop conversions or disable ADC1y before making changes to these registers.

Do not change the contents of the following registers while conversions on ADC3y are ongoing: ADC1y_ADC3y_CFG, ADC3y_OCAL_MSB, ADC3y_OCAL_LSB, and ADC3y_GCAL. Stop conversions or disable ADC3y before making changes to these registers.

### 8.4.3.1.1 Continuous-Conversion Mode

In continuous-conversion mode, ADC1y and ADC3y convert indefinitely until stopped by the host. Set the respective STARTy bits in the CONVERSION_CTRL register to start conversions of the enabled ADCs, ADC1y and ADC3y. ADC1A and ADC3A start converting simultaneously when the STARTA bit is set. The same is true for ADC1B and ADC3B and the STARTB bit. However, conversions on ADCxA and ADCxB can be started at different times using the respective STARTA and STARTB bits. Setting the STARTy bit while conversions are ongoing on an ADC aborts the ongoing conversion and restarts conversions. Use the STOPy bits to stop conversions of the enabled ADCs, ADC1y and ADC3y. The currently ongoing conversion is allowed to finish after the STOPy bit is set and the digital filter is held in reset thereafter. After setting the STOPy bits, the STOPy bits read back 1 b until conversions are stopped.
The STARTy bits take priority over the STOPy bits. That means if both the STARTy and STOPy bits in the CONVERSION_CTRL register are set at the same time, then conversions are started or ongoing conversions are aborted and new conversions are started.

The last conversion result of an ADC is still available for readout after conversions are stopped. The conversion results of an ADC are only cleared after a device reset, when the ADC is disabled, when the device is in standby or power-down mode, or are overwritten when a new conversion result becomes available.

The STARTy bits take effect and conversions start at the last SCLK falling edge of the register data CRC word within the SPI frame where the CONVERSION_CTRL register is written. See the Serial Interface Communication Structure section for details on the SPI frame of a register write command.
Setting the STARTy bit drives the DRDYn pin high if DRDYn was low, however the old conversion data can still be read until the new conversions become available.
ADC1y and ADC3y use a sinc3 digital filter that requires three conversion periods to settle. When conversions are started or restarted using the STARTy bits, the device hides the first two unsettled conversions and only provides a settled conversion result after the third conversion period. Use Equation 19 to calculate the time until
the first conversion after a conversion start is available. All subsequent conversions have a conversion period, as shown in Figure 8-17, of $t_{\text {DATA }}=1 / f_{\text {DATA }}=O S R / f_{\text {MOD }}$.


Figure 8-17. Sinc3 Filter Settling Time and Conversion Period
The ADC does not detect when a sudden step change on the analog input occurs while the ADC is continuously converting. Therefore, the ADC continues to output conversion data at the programmed output data rate. If the step change occurs concurrently with the start of a new conversion period, then settled data are output three conversion periods after the step change. However, the sinc3 filter takes four conversion periods to provide settled data, as shown in Figure 8-18, if the step change occurs in the middle of a conversion period.


Figure 8-18. SINC3 Filter Behavior During Input Step Change

### 8.4.3.1.2 Single-Shot Conversion Mode

In single-shot conversion mode, ADCs ADC1y and ADC3y perform one single conversion after the STARTy bit is set. Setting the STARTy bit while a conversion is ongoing on an ADC aborts the ongoing conversion and restarts a single new conversion. The STOPy bits have no effect in single-shot conversion mode.
Equivalent to continuous-conversion mode, the STARTy bits take effect and conversions start at the last SCLK falling edge of the register data CRC word within the SPI frame where the CONVERSION_CTRL register is written.
Every conversion in single-shot conversion mode is available after the first-conversion settling time as calculated by Equation 19. If an input step change occurs during the conversion process, the conversion result is not fully settled. Another subsequent single-shot conversion is required in that case to output a settled conversion result.

### 8.4.3.1.3 Global-Chop Mode

The signal chains of ADC1y and ADC3y use a very low-drift, chopper-stabilized PGA and $\Sigma \Delta$-modulator to provide very low offset error and offset drift. However, a small amount of offset drift remains in normal measurement. For that reason, the ADC1y and ADC3y signal chains incorporate an optional global-chop mode to reduce offset error and offset drift over both temperature and time to exceptionally low levels. When the global-chop mode is enabled by setting the GC13y_EN bit, ADC1y and ADC3y perform two consecutive conversions with alternate input signal polarity to cancel offset error. The first conversion is taken with normal input polarity. The global-chop control logic inverts the input polarity and resets the digital filter for the second conversion. The average of the two conversions yields the final corrected result, removing the offset voltage. Figure 8-19 illustrates a block diagram of the ADC1y global-chop implementation. $V_{\text {OFs }}$ models the combined

PGA and ADC1y internal offset voltage. Only this device-inherent offset voltage is reduced by global-chop mode. Offset in the external circuitry connected to the analog inputs is not affected by global-chop mode. The GC13y_EN bit enables global-chop mode for both ADC1y and ADC3y.


Figure 8-19. ADC1y Global-Chop Mode Control Diagram
The operational sequence of global-chop mode is as follows:

- Conversion C1: $\mathrm{V}_{\text {CPA }}-\mathrm{V}_{\text {CNA }}-\mathrm{V}_{\text {OFS }} \rightarrow$ First conversion withheld after conversion start
- Conversion C2: $\mathrm{V}_{\mathrm{CNA}}-\mathrm{V}_{\mathrm{CPA}}-\mathrm{V}_{\mathrm{OFS}} \rightarrow$ Output $1=\left(\mathrm{V}_{\mathrm{C} 1}-\mathrm{V}_{\mathrm{C} 2}\right) / 2=\mathrm{V}_{\mathrm{CPA}}-\mathrm{V}_{\mathrm{CNA}}$
- Conversion C3: $\mathrm{V}_{\mathrm{CPA}}-\mathrm{V}_{\mathrm{CNA}}-\mathrm{V}_{\mathrm{OFS}} \rightarrow$ Output $2=\left(\mathrm{V}_{\mathrm{C} 3}-\mathrm{V}_{\mathrm{C} 2}\right) / 2=\mathrm{V}_{\mathrm{CPA}}-\mathrm{V}_{\mathrm{CNA}}$
- ...

The first conversion result (Output 1) after a conversion start is available after ADC1y takes two settled conversions. Because of the sinc3 filter, data of one conversion settles in three conversions cycles. Equation 20 calculates the time required to output the first conversion result after a conversion start.

In continuous-conversion mode with the global-chop mode enabled, subsequent conversions complete in $\mathrm{t}_{\mathrm{GC}}$ data, as calculated by Equation 21 and shown in Figure 8 -20. That means the data rate in global-chop mode is approximately $1 / 3^{\text {rd }}$ the data rate in normal mode.

$$
\begin{align*}
& t_{\text {GC_SETTLE }}=2 \times\left(t_{\text {GC13y_DELAY }}+3 \times O S R \times t_{M O D}\right)+44 t_{\text {MOD }}  \tag{20}\\
& t_{\text {GC_DATA }}=t_{\text {GC13A_DELAY }}+3 \times O S R \times t_{M O D}, \tag{21}
\end{align*}
$$

Before starting conversions after the input polarity is inverted, ADC1y waits the global-chop delay time, GC13y_DELAY[2:0], to allow for the internal circuitry to settle. In some cases, the programmable global-chop delay time must be increased to allow for settling of external components.


Figure 8-20. Sinc3 Filter Settling Time and Conversion Period in Global-Chop Mode
Global-chop mode reduces the ADC1y and ADC3y noise by a factor of $\sqrt{2}$ because two conversions are averaged. Divide the input-referred noise values in Table $7-1$ and Table $7-3$ by $\sqrt{2}$ to derive the noise performance when global-chop mode is enabled.
The notches of the sinc3 filter in Figure 8-3 do not change in global-chop mode. However, additional filter notches appear at multiples of $\mathrm{f}_{\mathrm{GC}}$ DATA $/ 2$.

### 8.4.3.1.3.1 Overcurrent Indication Response Time in Global-Chop Mode

Enabling global-chop mode of ADC1y changes the overcurrent detection behavior of OCCy when ADC1y is converting. The OCCy digital fast filter resets each time ADC1y inverts the polarity of the analog inputs. After every fast filter reset, the device ignores the first two conversions of the OCCy filter because these conversions are unsettled. The device does not increment the OCCy_NUM counter for these two conversions. Depending on the OCCy_NUM and OSR1y settings, the overcurrent indication response time in global-chop mode can therefore be longer compared to when global-chop mode is disabled. The difference in response time is most noticeable when using large OCCy_NUM and small OSR1y settings.

Figure $8-21$ shows an example of the OCCy behavior with OSR1y $=128$. The OCCy DRDYn signal indicates when conversions of the OCCy fast filter complete. This signal is internal only and is not accessible by the host. In this specific example, the OCCy_NUM counter only manages to increment four times per ADC1y conversion period. If OCCy_NUM $=8$, up to two full ADC1y conversion periods are required before the OCCy_NUM counter reaches 8 . Which means that the overcurrent detection time increases from $8 \times 64 / f_{\text {MOD }}$ (global-chop mode disabled) to $12 \times 64 /$ f MOD (global-chop mode enabled).


Figure 8-21. Overcurrent Detection Behavior With Global-Chop Mode Enabled (ADC1y OSR = 128)

### 8.4.3.2 ADC2y Sequencer Operation and Sequence Modes

In contrast to ADC1y and ADC3y, conversions on ADC2y are controlled by means of a channel sequencer. Figure $8-22$ depicts a flow chart of the sequencer operation. The ADC2y sequencer has up to 16 sequence steps that are individually enabled or disabled using the SEQ2y_STEPn_EN bits ( $n=0$ to 15). Each sequence step corresponds to one single conversion of ADC2y, which means up to 16 different measurements can be taken in one sequence run. The SEQ2y_STEPn_CFG registers configure the PGA gain, and the positive and negative input for the PGA for every sequence step. When a sequence is started, the sequencer steps through all enabled sequence steps, always starting with step 0 . The sequencer ignores sequence steps that are disabled. One conversion is taken by ADC2y in each step before the sequencer configures ADC2y for the next step in the sequence. After the sequencer configures ADC2y for the next sequence step, the sequencer adds a programmable delay before starting the conversion to allow for setting of the input signal. The MUX2y_DELAY[2:0] bits select the delay time globally for all sequence steps. The time required to complete a sequence is given by Equation 22:

$$
\begin{equation*}
\mathrm{t}_{\text {SEQ }}=\mathrm{N} \times\left(\mathrm{t}_{\text {MUX_DELAY }}+\mathrm{t}_{\text {CONVERSION }}\right) \tag{22}
\end{equation*}
$$

where:

- $N$ is the number of enabled steps
- $t_{\text {MUX_DELAY }}$ is the multiplexer delay time
- t ${ }_{\text {CONVERSION }}$ is the conversion time of ADC2y

While a sequence is ongoing, the SEQ2y_ACTIVE bit is set in the STATUS register.
Do not make any changes to registers in the address range from 0x8C to $0 \times 9 \mathrm{~F}$ while ADC2A is enabled, and make no changes to registers in the address range from $0 x C C$ to $0 x C F$ while ADC2B is enabled.

To avoid false sequencer starts, follow this procedure to configure and start the sequencer:

1. Disable ADC2y by setting ADC2y_EN = 0b, or alternatively put the device into standby mode
2. Configure the ADC2y sequencer register bits
3. Enable ADC2y by setting ADC2y_EN = 1b, or alternatively put the device back into active mode
4. Start the sequence by setting the SEQ2y_START bit

Setting the SEQ2y_START bit while ADC2y is disabled does not start a sequence.
Conversion data for the sequence steps of ADC2y are 16 bits and (in contrast to ADC1y and ADC3y conversion data) are stored in the user register space (register addresses 10h to 2Fh). The conversion data for sequence step $n$ are stored in the corresponding SEQ2y_STEPn_DATA register. Conversion data for a sequence step that is disabled are set to 0000 h . Read ADC2y conversion data using the register read command.

The conversion data of all SEQ2y_STEPn_DATA registers only update when a sequence run of ADC2y completes. While a sequence run is ongoing, the conversion data of the previous sequence run are read from the SEQ2y_STEPn_DATA registers. There is no data corruption or mix of data from two different sequence runs, even when a sequence completes while the SEQ2y_STEPn_DATA registers are read.
The ADC2y sequencer offers three sequence modes:

- Continuous sequence mode
- Single-shot sequence mode
- Synchronized single-shot sequence mode based on ADC1y conversion starts

The SEQ2y_MODE[1:0] bits select the sequence mode for ADC2y.


Figure 8-22. ADC2y Sequencer Flow Chart

### 8.4.3.2.1 Continuous Sequence Mode

In continuous sequence mode, the ADC2y sequencer runs through the configured sequence over and over again until stopped by the host. Set the respective SEQ2y_START bit in the CONVERSION_CTRL register to start the sequencer of ADC2y. Setting the SEQ2y_START bit while the sequencer is running aborts the ongoing sequence run and restarts a new sequence run from the beginning. Use the SEQ2y_STOP bit to stop the sequencer of ADC2y. The currently ongoing sequence run is allowed to finish after the SEQ2y_STOP bit is set. After setting the SEQ2y_STOP bit, the SEQ2y_STOP bit reads back 1b until the sequencer stopped. Disabling ADC2y or putting the device into standby or power-down mode aborts the sequence run immediately.

The SEQ2y_START bits take priority over the SEQ2y_STOP bits. That means if both the SEQ2y_START and SEQ2y_STOP bits in the CONVERSION_CTRL register are set at the same time, then the sequencer starts a sequence run or aborts an ongoing sequence run and starts a new sequence run from the beginning.

The last conversion results of an ADC2y sequence run are still available for readout after the sequencer stopped. The conversion results of the sequencer are only cleared to 0000h after a device reset, when the ADC is disabled, when the device is in standby or power-down mode, or are overwritten when conversion results from a new sequence run become available.

### 8.4.3.2.2 Single-Shot Sequence Mode

In single-shot sequence mode the ADC2y sequencer runs through the configured sequence one time after the SEQ2y_START bit is set. Setting the SEQ2y_START bit while a sequence is ongoing aborts the ongoing sequence and restarts a single new sequence run from the beginning. The SEQ2y_STOP bit has no effect in single-shot sequence mode.

### 8.4.3.2.3 Synchronized Single-Shot Sequence Mode Based on ADC1y Conversion Starts

The synchronized sequence mode allows the sequence starts of ADC2A to be synchronized with the conversion starts of ADC1A or the sequence starts of ADC2B to be synchronized with the conversion starts of ADC1B. In this mode a single sequence run is started on ADC2y whenever a new conversion on ADC1y starts. However, an ongoing sequence run on ADC2y does not abort and restart when a new conversion on ADC1y starts. This means a single new sequence run on ADC2y is only triggered by ADC1y when no sequence is currently ongoing.

Start the ADC2y sequencer initially by setting the SEQ2y_START bit.
The synchronized single-shot sequence mode is only useful when ADC1y is configured for continuousconversion mode. When ADC1y is configured for single-shot conversion mode, synchronize conversions of ADC1y and sequence starts of ADC2y by setting the STARTy and SEQy_START bits at the same time.

Figure 8-23 shows an example of how ADC1A conversions and ADC2A sequence starts are synchronized. The falling edge of the internally generated DRDYAn signal in Figure 8-23 indicates when new ADC1A conversions results are available and a new ADC1A conversion starts.


Figure 8-23. Synchronizing ADC1A Conversions and ADC2A Sequence Starts

### 8.5 Programming

### 8.5.1 Serial Interface

The ADS131B26-Q1 uses an SPI-compatible interface to configure the device and retrieve conversion data. The device always acts as an SPI peripheral; SCLK and CSn are inputs to the interface. The interface operates in SPI mode 1 where $\mathrm{CPOL}=0$ and $\mathrm{CPHA}=1$. In SPI mode 1, SCLK idles low and data are launched or changed only on SCLK rising edges; data are latched or read by the controller and peripheral on SCLK falling edges. The interface is full-duplex, meaning data can be sent and received simultaneously by the interface. The device includes the typical SPI signals: CSn, SCLK, SDI, and SDO. In addition, the DRDYn pin serves as a flag to the host to indicate new conversion data are available.

### 8.5.1.1 Serial Interface Signals

### 8.5.1.1.1 Chip Select (CSn)

The CSn pin is an active low input signal that selects the device for communication. The device ignores any communication and SDO is high impedance when CSn is held high. Hold CSn low for the duration of a communication frame to ensure proper communication. The interface is reset each time CSn is taken high.

### 8.5.1.1.2 Serial Data Clock (SCLK)

The SCLK pin is an input that serves as the serial clock for the interface. Output data on SDO transition on the rising edge of SCLK and input data on SDI are latched on the falling edge of SCLK.

### 8.5.1.1.3 Serial Data Input (SDI)

The SDI pin is the serial data input pin for the device. Serial commands are shifted in through the SDI pin by the device with each SCLK falling edge when the CSn pin is low.

### 8.5.1.1.4 Serial Data Output (SDO)

The SDO pin is the serial data output pin for the device. The device shifts out data serially with each rising SCLK edge when the CSn pin is low. This pin assumes a high-impedance state when CSn is high. When CSn transitions low, the SDO pin drives low.

SDO stays at the level of the last bit sent if the host does not send any extra SCLK pulses after the last data is shifted out on SDO. If the host sends additional SCLK pulses after the last data is shifted out, then SDO drives low. Figure $8-24$ and Figure $8-25$ show timing diagrams of the SDO behavior both without and with additional SCLK pulses, respectively.


Figure 8-24. SDO Behavior Without Additional SCLK Pulses


Figure 8-25. SDO Behavior With Additional SCLK Pulses

### 8.5.1.1.5 Data Ready (DRDYn)

The DRDYn pin is an active-low, push-pull output. A DRDYn falling edge indicates when new conversion data of ADC1A or ADC1B are available for readout. The DRDY_CTRL bit selects which ADC drives the DRDYn signal, either ADC1A or ADC1B. If the host starts ADC1A and ADC1B conversions at the same time by setting both the STARTA and STARTB bits during the same CONVERSION_CTRL register write, conversions of both ADCs complete at the same time. The period between DRDYn falling edges is the data rate period of the ADC that controls the DRDYn pin.

ADC3y converts simultaneously with ADC1y in each section. Therefore, the DRDYn pin also indicates when new conversions for ADC3y are available. If ADC3y is enabled but ADC1y is disabled, ADC3y drives the DRDYn pin.
During device power-up or while the device is held in reset, the DRDYn pin drives low. As shown in Figure $8-26$ and Figure 8-27, the DRDYn pin drives high after the POR is released and the device is ready for communication.


RESETn bit in STATUS register sets to 0 b . All counters reset.
COMMAND_RESPONSE[3:0] indicates that this is the first frame after power-up or reset and that a NULL command is executed.

Figure 8-26. DRDYn Pin Behavior After POR


Figure 8-27. DRDYn Pin Behavior After Device Reset

### 8.5.1.2 Serial Interface Communication Structure

### 8.5.1.2.1 SPI Communication Frames

SPI communication on the ADS131B26-Q1 is performed in frames. Each SPI communication frame starts with a CSn falling edge, consists of several words, and ends with a CSn rising edge. The interface is full duplex, meaning that the interface is capable of transmitting data on SDO while simultaneously receiving data on SDI. Figure $8-28$ provides an overview of the general SPI frame structure and frame length for the various commands.

The input frame that the host sends on SDI always begins with a command word followed by a command CRC word. The first word on the output frame that the device transmits on SDO always begins with the STATUS word. The number of words in a frame depends on the command provided. See the Commands section for a list of all valid commands on the ADS131B26-Q1.

For the NULL, RESET, LOCK, UNLOCK, and RREG commands there are six words in a frame. On SDI, the host provides the command, the command CRC, and four additional words of zeros. Simultaneously on SDO, the device outputs the STATUS word, four words of ADC data (representing the data from ADC1A, ADC1B, ADC3A, and ADC3B), and an output CRC word. Figure 8-28 shows a typical communication frame structure. In the remaining sections of this document the SCLK signal is omitted in the figures for clarity.


Figure 8-28. Typical Communication Frame
For a write register (WREG) command where more than three registers are written, the frame extends to accommodate the additional data. See the WREG section for more details on the WREG command.
For a read register (RREG) command, the response to the command in the following frame contains the STATUS word followed by the register data requested, which can require a shorter or longer frame depending on how many registers are read. See the RREG section for more details on the RREG command.

### 8.5.1.2.2 SPI Communication Words

An SPI communication frame of the ADS131B26-Q1 is made of multiple words. The word size is configurable as either 24 bits, or 32 bits using the WORD_LENGTH bit in the DEVICE_CFG register. The content within each word is always most significant bit (MSB) aligned and least significant bit (LSB) padded with zeros to accommodate 24-bit or 32-bit word sizes. Table 8-23 provides an overview of all available word types and the actual unpadded data length of the respective content.

Table 8-23. Unpadded Data Length of Individual Word Types

| DIRECTION | WORD TYPE | UNPADDED DATA LENGTH |
| :---: | :--- | :--- |
| SDI | Command | 16 bits |
| SDI | Command CRC | 16 bits |
| SDI | Register data for WREG command | 16 bits |
| SDI | Register data CRC for WREG command | 16 bits |
| SDO | STATUS | 24 bits |
| SDO | ADC1A, ADC1B, ADC3A, and ADC3B conversion data | 24 bits |
| SDO | Register data for RREG command | 16 bits register data +8 bits register address |
| SDO | Output CRC | 16 bits |

Figure 8-29 and Figure 8-30 show the bit alignments and zero padding within the individual words for a WREG and RREG command, respectively.


Figure 8-29. Bit Alignment, 24-Bit Word Size, WREG Command


Figure 8-30. Bit Alignment, 24-Bit Word Size, RREG Command

### 8.5.1.2.3 STATUS Word

The ADS131B26-Q1 outputs a STATUS word as the first word in every frame on SDO. The 24-bit STATUS word is a concatenation of the STATUS_MSB[15:0] and STATUS_LSB[15:8] register bits. Fault flags, status flags, ADC1A and ADC1B conversion counters, ADC2A and ADC2B sequence counters, and the command response are all part of these bits. See the respective register bit descriptions in the Register Map section for details.

- Communication-related fault flags, such as the SPI_CRC_FAULTn, SPI_TIMEOUTn, SCLK_COUNT_FAULTn, and REG_ACCESS_FAULTn flags, always indicate faults that occurred in the previous SPI frame. These fault flags clear automatically for the next SPI frame.
- All other device-related fault and status flags indicate the state of the device at the instance of the start of the current SPI frame.
- All fault flags, except for the communication related fault flags mentioned above, are latching. That means, these fault flags do not reset automatically to 1 b when the fault condition is removed and must be cleared by the host.
- The command response indicates which command was received by the device in the previous SPI frame and was executed.
- The conversion and sequence counters indicate the count of the data which is output in the current SPI frame.


### 8.5.1.2.4 Communication Cyclic Redundancy Check (CRC)

The ADS131B26-Q1 features a cyclic redundancy check (CRC) engine on both input and output data to detect SPI communication errors. Overall there are three different CRCs that are all 16 bits wide:

- On SDI: Command CRC and, in case of a WREG command, a register data CRC
- On SDO: Output CRC

The command CRC covers the command word (that is, the first word on SDI in every frame). The WREG command is a special case that requires an additional register data CRC. The register data CRC covers the register data words transmitted after the command CRC word. The output CRC covers all words on SDO preceding the output CRC word. The CRCs also cover all zero-padded bits.
The device checks the provided command CRC, and (in case of a WREG command) the register data CRC against the internally calculated CRCs based on the received input data. A CRC error occurs if the CRC words do not match. The device does not execute any commands if the command CRC or register data CRC checks fail. The device sets the SPI_CRC_FAULTn bit in the STATUS_MSB register for all cases of a CRC error on the input data.

The response on the output in the SPI frame following a frame where a CRC error occurred is that of a NULL command, which means the STATUS word plus the conversion data for ADC1A, ADC1B, ADC3A, and ADC3B are output in the following SPI frame. The SPI_CRC_FAULTn bit is output as part of the STATUS word to provide immediate indication that a CRC error occurred in the previous frame. The SPI_CRC_FAULTn bit clears automatically in the next SPI frame.
There are two types of CRC polynomials available: CCITT CRC and ANSI CRC (CRC-16). The CRC polynomial setting determines the algorithm for all three CRCs. The CRC type is programmed using the CRC_TYPE bit. Table 8-24 lists the details of the two CRC types.

The CRC calculation is initialized with the seed value of FFFFh to detect errors in the event that SDI or SDO are stuck low.

Table 8-24. CRC Types

| CRC TYPE | POLYNOMIAL | BINARY POLYNOMIAL |
| :---: | :---: | :---: |
| CCITT CRC | $x^{16}+x^{12}+x^{5}+1$ | 0001000000100001 |
| ANSI CRC | $x^{16}+x^{15}+x^{2}+1$ | 1000000000000101 |

### 8.5.1.2.5 Commands

Table 8-25 contains a list of all valid commands, a short description of the command functionality, and the binary command word.

Table 8-25. Command Definitions

| COMMAND | DESCRIPTION | COMMAND WORD |
| :---: | :--- | :---: |
| NULL | No operation | 0000000000000000 b |
| RESET | Reset the device | 0000000000010001 b |
| LOCK | Lock the interface such that only the NULL, UNLOCK, and RREG <br> commands are valid | 0000010101010101 b |
| UNLOCK | Unlock the interface after the interface is locked | 0000011001010101 b |
| WREG | Write $n n n$ plus 1 registers beginning at address a aaaa aaa | $011 a$ aaaa aaa0 0nnnb |
| RREG | Read $n$ nnnn plus 1 registers beginning at address a aaaa aaa | $101 a$ aaaa aaan nnnnb |

### 8.5.1.2.5.1 NULL (0000 00000000 0000b)

The NULL command is the no-operation command that results in no registers being read or written, and the state of the device remains unchanged. The intended use case for the NULL command is to read out conversion data for ADC1A, ADC1B, ADC3A, and ADC3B.

The command response in the next frame indicates if an error occurred during the transmission of the NULL command frame. However, a NULL command is executed regardless if an error occurred or not.
Figure 8-31 shows a typical NULL command frame where no faults occurred during the communication.


Figure 8-31. NULL Command Frame

### 8.5.1.2.5.2 RESET (0000 00000001 0001b)

The RESET command resets the device and sets all user registers to the respective default values. The command is latched by the device at the last SCLK falling edge of the output CRC word. Terminating the frame before the output CRC word is shifted out on SDO causes the RESET command to be ignored. A reset occurs immediately after the command is latched. The DRDYn pin transitions low at the same instance. The host must wait for $t_{\text {REGACQ }}$ after reset or for the DRDYn rising edge to make sure the device completes the reset process before communicating with the device.

The RESETn status bit and the command response in the next frame indicate if the RESET command executed successfully or if an error occurred that prevented the RESET command from executing. A NULL command is executed if the RESET command did not execute.

Figure 8-32 shows a RESET command frame where no faults occurred during the communication.


Figure 8-32. RESET Command Frame

### 8.5.1.2.5.3 LOCK (0000 01010101 0101b)

The LOCK command locks the interface, preventing the device from accidentally latching unwanted commands that can change the state of the device. When the interface is locked, the device only responds to the NULL, RREG, and UNLOCK commands. The device continues to output conversion data even when locked.

The LOCK status bit and the command response in the next frame indicate if the LOCK command executed successfully or if an error occurred that prevented the LOCK command from executing. A NULL command is executed if the LOCK command did not execute.

Figure 8-33 shows a LOCK command frame where no faults occurred during the communication.


Figure 8-33. LOCK Command Frame

### 8.5.1.2.5.4 UNLOCK (0000 01100101 0101b)

The UNLOCK command unlocks the interface if previously locked by the LOCK command.
The LOCK status bit and the command response in the next frame indicate if the UNLOCK command executed successfully or if an error occurred that prevented the UNLOCK command from executing. A NULL command is executed if the UNLOCK command did not execute.
Figure 8-34 shows an UNLOCK command frame where no faults occurred during the communication.


Figure 8-34. UNLOCK Command Frame

### 8.5.1.2.5.5 WREG (011a aaaa aaa0 Onnnb)

The WREG command is used to write the device registers. The binary format of the command word is 011a aaaa aaa0 Onnn, where a aaaa aaa is the binary address of the register to begin writing to and nnn is the unsigned binary number of consecutive registers to write minus one. Send the register data to be written immediately following the WREG command CRC word. Write the intended contents of each register into individual words, MSB aligned. Follow the register data words with the register data CRC word that covers the register data content.

The device prevents register data writes if the command CRC or register data CRC fail. The command response in the next frame indicates if the WREG command executed successfully or if an error occurred that prevented the WREG command from executing. A NULL command is executed if the WREG command did not execute.
Figure $8-35$ shows a WREG command frame for a single register write where no faults occurred during the communication.


Figure 8-35. WREG Command Frame (Single Register)
Figure $8-36$ shows a WREG command frame where the number of registers to write is larger than three and, therefore, the frame extends beyond the regular six words.

| CSn |
| :--- |
| SDI |
|  | WREG

Figure 8-36. WREG Command Frame (Six Registers)

### 8.5.1.2.5.6 RREG (101a aaaa aaan nnnnb)

RREG is used to read the device registers. The binary format of the command word is 101a aaaa aaan nnnn, where a aaaa aaa is the binary address of the register to begin reading from and $n n n n n$ is the unsigned binary number of consecutive registers to read minus one. The device outputs the requested register data sequentially in order of addresses in the following frame instead of the conversion data of ADC1A, ADC1B, ADC3A, and ADC3B. If more than four registers are read, the frame extends beyond the regular six words.
Send the NULL command in the frame following the RREG command frame to shift out the register data. No other command is accepted in the frame following the RREG command frame.

The 16-bit register data are MSB aligned within the individual words. As illustrated in Figure 8-30, the device outputs the respective 8 -bit register address following the register data within each word for traceability. When reading from an invalid register address, the device responds with 0000h for the register data and 00h for the register address.

The command response in the frame following the RREG command frame indicates if the RREG command executed successfully or if an error occurred that prevented the RREG command from executing. A NULL command is executed if the RREG command did not execute.
Figure 8-37 shows a RREG command frame where no faults occurred during the communication.


Figure 8-37. RREG Command Frame

### 8.5.1.2.6 SCLK Counter

The ADS131B26-Q1 implements an SCLK counter that counts the received SCLK pulses within a frame. If the number of received SCLK pulses does not match the number of SCLKs to complete a specific frame, then the SCLK_COUNT_FAULTn flag is set in the following frame. Enable or disable the SCLK counter using the SCLK_COUNTER_EN bit.
The device determines the number of SCLKs expected for a specific SPI frame at the end of the command CRC word. Both the expected number of words to be received on SDI and the words to be transmitted on SDO are considered in the SCLK count calculation. The larger of the two values determines the SCLK count for the frame. For example, the SCLK count in the two frames in Figure $8-35$ is ( $6 \times$ N $_{\text {WORD Length }}$ ), while in Figure $8-36$ the SCLK count for the frame is ( $9 \times$ N word_length ). The data word length, N word_length, is either 24 or 32 , as $^{\text {a }}$ configured by the WORD_LENGTH bit.

Sending more SCLK pulses than required to complete a frame does not impact the SPI communication, however the SCLK_COUNT_FAULTn does still set in that case to indicate that too many SCLKs were received.

Sending insufficient SCLK pulses to complete a frame does impact the SPI communication in certain situations:

- NULL command: No effect.
- RESET command: Does not execute until sufficient SCLK pulses are provided to clock out the complete output CRC word on SDO.
- LOCK, UNLOCK, RREG commands: Do execute if at least the command and command CRC words are received on SDI.
- WREG command: Does execute if at least the command, command CRC, register data, and register data CRC words are received on SDI.
- DRDYn pin: The DRDYn pin only transitions high after the conversion data word for ADC3B is clocked out on SDO. Otherwise, the device assumes the host did not receive the latest conversion data and the DRDYn pin stays low.


### 8.5.1.2.7 SPI Timeout

The ADS131B26-Q1 implements an SPI timeout feature that measures the time between the CSn falling and CSn rising edge within a frame. If the CSn rising edge does not occur within the SPI timeout period ( $\mathrm{t}_{\text {TIMEOUT }}$ ) after the CSn falling edge, then the SPI_TIMEOUTn flag is set in the following frame. When a timeout occurs, the rest of the SPI frame on SDI is ignored before the rising edge of CSn. A new SPI transaction starts at the next CSn falling edge. Enable or disable the SPI timeout using the TIMEOUT_EN bit.

If the SPI times out after a complete frame was transmitted on SDI and SDO already, then there is no impact to the SPI communication, however the SPI_TIMEOUTn flag does still set in that case to indicate that the CSn signal was held low for too long.

If the SPI times out before a complete frame is transmitted on SDI and SDO, then there is potential impact to the SPI communication in certain situations:

- NULL command: No effect.
- RESET command: Does not execute until the complete output CRC word is clocked out on SDO before the SPI times out.
- LOCK, UNLOCK, RREG commands: Do execute if at least the command and command CRC words are received on SDI before the SPI times out.
- WREG command: Does execute if at least the command, command CRC, register data, and register data CRC words are received on SDI before the SPI times out.
- DRDYn pin: The DRDYn pin only transitions high after the conversion data word for ADC3B is clocked out on SDO before the SPI times out. Otherwise, the device assumes the host did not receive the latest conversion data and the DRDYn pin stays low.


### 8.5.1.2.8 Reading ADC1A, ADC1B, ADC2A, ADC2B, ADC3A, and ADC3B Conversion Data

Conversion data from all six ADCs of the ADS131B26-Q1 can be read within two SPI frames. Conversion data for ADC1A, ADC1B, ADC3A, and ADC3B are always output as the response to a NULL command in the following SPI frame. Conversion data for ADC2A and ADC2B must be read from the user registers using the RREG command. The conversion results for the various sequence steps of ADC2A and ADC2B are stored in consecutive register address locations starting at register address 10h. The RREG command allows to read up to 32 consecutive registers within one SPI frame, which is sufficient to read conversion data for all sequence steps of ADC2A and ADC2B. Figure $8-38$ shows an SPI frame sequence example of how to read all ADC conversion data.


Figure 8-38. Reading Conversion Data From ADC1A, ADC1B, ADC2A, ADC2B, ADC3A, and ADC3B Within Two SPI Frames

### 8.5.1.2.9 DRDYn Pin Behavior

This section provides details about the DRDYn pin behavior in various scenarios.
DRDYn transitions low whenever new conversion data complete on ADC1A or ADC1B, depending on which ADC drives the DRDYn signal as configured in the DRDY_CTRL bit. If DRDYn is low when a new conversion completes on ADC1y, then DRDYn drives high $\mathrm{t}_{\mathrm{w}(\mathrm{DRH})}$ before the DRDYn falling edge (see Figure 8-40 and Figure 8-42).

DRDYn transitions high after the conversion data for ADC3B are retrieved on SDO (Figure 8-39). If CSn is driven high before the ADC3B conversion data are retrieved, then DRDYn stays low, indicating that not all conversion data were read (Figure 8-40 and Figure 8-41).

Figure 8-41 shows that the same conversion data can be read multiple times until new conversions complete. The ADC1y conversion counters indicate if the same data were read again or if new data were read.

The device avoids data corruption if new conversions $\mathrm{n}+1$ complete while conversion data n are being read. Conversion data $\mathrm{n}+1$ are held in an internal buffer until the read of conversion data n is complete. In the following frame, conversion data $\mathrm{n}+1$ are loaded into the SDO output buffer. DRDYn does not transition high after conversion data n have been read in this case to indicate that new conversion data $\mathrm{n}+1$ are available for readout (see Figure 8-42).
Figure 8-43 illustrates that conversion data $n+1$ are lost when the host does not read the data before conversions $n+2$ complete. The ADC1y conversion counters are helpful in this situation to detect if the host missed reading the intermediate conversion results.


Figure 8-39. DRDYn Pin Behavior: Reading All Conversion Data Before New Conversions Complete


Figure 8-40. DRDYn Pin Behavior: Incomplete Read of Conversion Data Before New Conversions Complete


Figure 8-41. DRDYn Pin Behavior: Incomplete Read of Conversion Data Followed by Complete Read of Same Conversion Data


Figure 8-42. DRDYn Pin Behavior: Reading Conversion Data While New Conversions Complete


Figure 8-43. DRDYn Pin Behavior: Missed Reading Intermediate Conversion Results
Setting the STARTy bit drives the DRDYn pin high at the last SCLK falling edge of the register data CRC word within the SPI frame where the CONVERSION_CTRL register is written. However, the old conversion data can still be read until the new conversions become available. Figure $8-44$ shows the device behavior when setting the STARTy bit to abort an ongoing conversion and to restart new conversions while reading out conversion data. Figure $8-45$ shows a scenario where new conversions complete while setting the STARTy bit and reading out conversion data.


Figure 8-44. DRDYn Pin Behavior: Setting the STARTy Bit While Reading Conversion Data


Figure 8-45. DRDYn Pin Behavior: Setting the STARTy Bit and Reading Conversion Data While New Conversions Complete

### 8.6 Register Map

The ADS131B26-Q1 register map spans across the address space from 00h to FEh and is divided into four general sections:

- Section 0 (address space: 00h to 2Fh): Only includes read-only bits (such as ID, status, GPIO input data, ADC2y conversion data, and the conversion and sequence control bits)
- Section 1 (address space: 40h to 7Eh): Includes global device configuration bits that are not specific to section A or B of the device
- Section 2 (address space: 80 h to BEh ): Includes device configuration bits that are specific to section A
- Section 3 (address space: COh to FEh): Includes device configuration bits that are specific to section B


### 8.6.1 Registers

Table 8-26 lists the memory-mapped registers for the Registers registers. All register offset addresses not listed in Table 8-26 should be considered as reserved locations and the register contents should not be modified.

Table 8-26. Register Map

| Address | Acronym | Reset | Bit 15 |  | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| SECTION 0 |  |  |  |  |  |  |  |  |  |  |
| 00h | ID | X | REV[7:0] |  |  |  |  |  |  |  |
|  |  |  | ADC_COUNT[2:0] |  |  | DEVICE_ID[4:0] |  |  |  |  |
| 01h | STATUS_MSB | 7FC8h | RESETn | $\underset{\substack{\text { Tn }}}{\substack{\text { SUPPLY_FAUL }}}$ | $\underset{n}{\text { CLOCK_FAULT }}$ | $\begin{gathered} \hline \text { DIGITAL_FAUL } \\ \mathrm{Tn} \end{gathered}$ | OCC_FAULTn | $\underset{\substack{\text { LTn }}}{\text { SPI_CRC_FAU }}$ | $\underset{n}{\text { SPI_TIMEOUT }}$ | SCLK_COUNT _FĀULTn |
|  |  |  | REG_ACCESS FAULTn | COMMAND_RESPONSE[3:0] |  |  |  | LOCK | CLOCK | MODE |
| 02h | STATUS_LSB | 0000h | SEQ2A_COUNT[1:0] |  | SEQ2B_COUNT[1:0] |  | CONV1A_COUNT[1:0] |  | CONV1B_COUNT[1:0] |  |
|  |  |  | RESERVED |  |  |  |  |  | SEQ2A_ACTIV | $\underset{E}{\text { SEQ2B_ACTIV }}$ |
| 03h | SUPPLY_STATUS | FFFFh | AVDD_OVn | AVDD_UVn | IOVDD_OVn | IOVDD_UVn | DVDD_OVn | DVDD_UVn | AVDD_OSCn | IOVDD_OSCn |
|  |  |  | DVDD_OSCn | AVDD_OTWn | IOVDD_OTWn | AVDD_CLn | IOVDD_CLn | AGNDA_DISCn | AGNDB_DISCn | DGND_DISCn |
| 04h | CLOCK_STATUS | FC07h | RESERVED |  |  |  |  |  |  |  |
|  |  |  | RESERVED |  |  |  |  | MCLK_FAULTn | OSCD_WDn | MCLK_WDn |
| 05h | DIGITAL_STATUS | EC00h | REG MAP1 C RC_FAULTn | REG_MAP2_C RC_FAULTn | $\begin{aligned} & \hline \text { REG_MAP3_C } \\ & \text { RC_FAULTn } \end{aligned}$ | RESERVED | MEM MAP CR C_FAULT̄ | OTP_BANK | RESERVED |  |
|  |  |  | RESERVED |  |  |  |  |  |  |  |
| 06h | OCC_STATUS | 000Fh | RESERVED |  |  |  |  |  |  |  |
|  |  |  | RESERVED |  |  |  | OCCA_HTn | OCCA_LTn | OCCB_HTn | OCCB_LTn |
| 07h | GPI_DATA | 0000h | RESERVED |  |  |  |  |  | GPI4_DAT[1:0] |  |
|  |  |  | GPI3_DAT[1:0] |  | GPI2_DAT[1:0] |  | GPI1_DAT[1:0] |  | GPIO_DAT[1:0] |  |
| 08h | GPIA_GPIB_DATA | 0000h | RESERVED |  |  |  | GPI1A_DAT[1:0] |  | GPIOA_DAT[1:0] |  |
|  |  |  | RESERVED |  |  |  | GPI1B_DAT[1:0] |  | GPIOB_DAT[1:0] |  |
| 09h | $\underset{\text { CONVERSION_CTR }}{ }$ | 0000h | RESERVED | STARTA | RESERVED | STARTB | RESERVED | STOPA | RESERVED | STOPB |
|  |  |  | RESERVED | SEQ2A_START | RESERVED | SEQ2B_START | RESERVED | SEQ2A_STOP | RESERVED | SEQ2B_STOP |
| 10h | $\underset{\mathrm{A}}{\mathrm{SEQ2A} \text { STEP0_DAT }}$ | 0000h | SEQ2A_STEP0_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2A_STEP0_DAT[15:0] |  |  |  |  |  |  |  |
| 11h | $\underset{\mathrm{A}}{\mathrm{SEQ} 2 \mathrm{~A} \text { _STEP1_DAT }}$ | 0000h | SEQ2A_STEP1_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2A_STEP1_DAT[15:0] |  |  |  |  |  |  |  |
| 12h | $\underset{\text { A }}{\text { SEQ2A_STEP2_DAT }}$ | 0000h | SEQ2A_STEP2_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2A_STEP2_DAT[15:0] |  |  |  |  |  |  |  |
| 13h | $\underset{\text { A }}{\text { SEQ2A_STEP3_DAT }}$ | 0000h | SEQ2A_STEP3_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2A_STEP3_DAT[15:0] |  |  |  |  |  |  |  |
| 14h | $\underset{\mathrm{A}}{\mathrm{SEQ} 2 A \_ \text {STEP4_DAT }}$ | 0000h | SEQ2A_STEP4_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2A_STEP4_DAT[15:0] |  |  |  |  |  |  |  |
| 15h | $\underset{A}{\text { SEQ2A_STEP5_DAT }}$ | 0000h | SEQ2A_STEP5_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2A_STEP5_DAT[15:0] |  |  |  |  |  |  |  |
| 16h | $\underset{\text { A }}{\text { SEQ2A_STEP6_DAT }}$ | 0000h | SEQ2A_STEP6_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2A_STEP6_DAT[15:0] |  |  |  |  |  |  |  |
| 17h | $\underset{\mathrm{A}}{\mathrm{SEQ2A} \text { STEP7_DAT }}$ | 0000h | SEQ2A_STEP7_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2A_STEP7_DAT[15:0] |  |  |  |  |  |  |  |
| 18h | $\underset{\mathrm{A}}{\mathrm{SEQ} 2 \mathrm{~A} \text { STEP8_DAT }}$ | 0000h | SEQ2A_STEP8_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2A_STEP8_DAT[15:0] |  |  |  |  |  |  |  |
| 19h | $\underset{\text { A }}{\text { SEQ2A_STEP9_DAT }}$ | 0000h | SEQ2A_STEP9_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2A_STEP9_DAT[15:0] |  |  |  |  |  |  |  |
| 1Ah | $\begin{gathered} \text { SEQ2A_STEP10_DA } \\ \text { TA } \end{gathered}$ | 0000h | SEQ2A_STEP10_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2A_STEP10_DAT[15:0] |  |  |  |  |  |  |  |
| 1Bh | $\begin{gathered} \text { SEQ2A_STEP11_DA } \\ \text { TA } \end{gathered}$ | 0000h | SEQ2A_STEP11_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2A_STEP11_DAT[15:0] |  |  |  |  |  |  |  |
| 1Ch | $\begin{gathered} \text { SEQ2A_STEP12_DA } \\ \text { TA } \end{gathered}$ | 0000h | SEQ2A_STEP12_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2A_STEP12_DAT[15:0] |  |  |  |  |  |  |  |

ADS131B26-Q1
SBASA22A - SEPTEMBER 2022 - REVISED JULY 2023
Table 8-26. Register Map (continued)

| Address | Acronym | Reset | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 1Dh | $\begin{gathered} \text { SEQ2A_STEP13_DA } \\ \text { TA } \end{gathered}$ | 0000h | SEQ2A_STEP13_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2A_STEP13_DAT[15:0] |  |  |  |  |  |  |  |
| 1Eh | $\underset{\text { TA }}{\text { SEQ2A_STEP14_DA }}$ | 0000h | SEQ2A_STEP14_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2A_STEP14_DAT[15:0] |  |  |  |  |  |  |  |
| 1Fh | $\underset{\text { TA }}{\text { SEQ2A_STEP15_DA }}$ | 0000h | SEQ2A_STEP15_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2A_STEP15_DAT[15:0] |  |  |  |  |  |  |  |
| 20h | $\underset{A}{\text { SEQ2B_STEP0_DAT }}$ | 0000h | SEQ2B_STEP0_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2B_STEP0_DAT[15:0] |  |  |  |  |  |  |  |
| 21h | $\underset{\text { A }}{\text { SEQ2B_STEP1_DAT }}$ | 0000h | SEQ2B_STEP1_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2B_STEP1_DAT[15:0] |  |  |  |  |  |  |  |
| 22h | $\underset{A}{\text { SEQ2B_STEP2_DAT }}$ | 0000h | SEQ2B_STEP2_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2B_STEP2_DAT[15:0] |  |  |  |  |  |  |  |
| 23h | $\underset{\mathrm{A}}{\text { SEQ2B_STEP3_DAT }}$ | 0000h | SEQ2B_STEP3_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2B_STEP3_DAT[15:0] |  |  |  |  |  |  |  |
| 24h | $\underset{\text { A }}{\text { SEQ2B_STEP4_DAT }}$ | 0000h | SEQ2B_STEP4_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2B_STEP4_DAT[15:0] |  |  |  |  |  |  |  |
| 25h | $\underset{\text { A }}{\text { SEQ2B_STEP5_DAT }}$ | 0000h | SEQ2B_STEP5_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2B_STEP5_DAT[15:0] |  |  |  |  |  |  |  |
| 26h | $\underset{A}{\text { SEQ2B_STEP6_DAT }}$ | 0000h | SEQ2B_STEP6_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2B_STEP6_DAT[15:0] |  |  |  |  |  |  |  |
| 27h | $\underset{\mathrm{A}}{\text { SEQ2B_STEP7_DAT }}$ | 0000h | SEQ2B_STEP7_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2B_STEP7_DAT[15:0] |  |  |  |  |  |  |  |
| 28h | $\underset{A}{\text { SEQ2B_STEP8_DAT }}$ | 0000h | SEQ2B_STEP8_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2B_STEP8_DAT[15:0] |  |  |  |  |  |  |  |
| 29h | $\underset{A}{\text { SEQ2B_STEP9_DAT }}$ | 0000h | SEQ2B_STEP9_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2B_STEP9_DAT[15:0] |  |  |  |  |  |  |  |
| 2Ah | $\underset{\substack{\text { SEQ2B_STEP10_DA } \\ \text { TA }}}{ }$ | 0000h | SEQ2B_STEP10_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2B_STEP10_DAT[15:0] |  |  |  |  |  |  |  |
| 2Bh | $\begin{gathered} \text { SEQ2B_STEP11_DA } \\ \text { TA } \end{gathered}$ | 0000h | SEQ2B_STEP11_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2B_STEP11_DAT[15:0] |  |  |  |  |  |  |  |
| 2Ch | $\underset{\text { TA }}{\text { SEQ2B_STEP12_DA }}$ | 0000h | SEQ2B_STEP12_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2B_STEP12_DAT[15:0] |  |  |  |  |  |  |  |
| 2Dh | $\underset{\text { TA }}{\substack{\text { SEQ2B_STEP13_DA } \\ \hline}}$ | 0000h | SEQ2B_STEP13_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2B_STEP13_DAT[15:0] |  |  |  |  |  |  |  |
| 2Eh | $\underset{\text { TA }}{\substack{\text { SEQ2B_STEP14_DA } \\ \hline}}$ | 0000h | SEQ2B_STEP14_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2B_STEP14_DAT[15:0] |  |  |  |  |  |  |  |
| 2Fh | $\underset{\text { TA }}{\text { SEQ2B_STEP15_DA }}$ | 0000h | SEQ2B_STEP15_DAT[15:0] |  |  |  |  |  |  |  |
|  |  |  | SEQ2B_STEP15_DAT[15:0] |  |  |  |  |  |  |  |
| SECTION 1 |  |  |  |  |  |  |  |  |  |  |
| 40h | DEVICE_MONITOR_CFG | 0000h | $\begin{gathered} \hline \text { REG_MAP1_C } \\ \text { RC_EN } \end{gathered}$ | CRC_TYPE | $\begin{gathered} \hline \text { SCLK_COUNT } \\ \text { ER_EN } \end{gathered}$ | TIMEOUT_EN | RESERVED |  |  | FAULT_POL |
|  |  |  | RESERVED |  |  |  |  | MHD_POL | MHD_CFG[1:0] |  |
| 41h | SUPPLY_MONITOR _CFG1 | 0000h | AVDD_OV_EN | AVDD_UV_EN | IOVDD_OV_EN | IOVDD_UV_EN | DVDD_OV_EN | DVDD_UV_EN | $\underset{\mathrm{N}}{\text { AVDD_OSC_E }^{2}}$ | $\mathrm{IOVDD}_{\overline{\mathrm{N}}}$ |
|  |  |  | $\underset{\mathrm{N}}{\mathrm{DVDD} \mathrm{~N}_{-} \mathrm{ESC}}$ | $\underset{\mathrm{N}}{\text { AVDD_OTW_E }}$ | $\begin{gathered} \text { IOVDD_OTW_ } \\ \text { EN } \end{gathered}$ | AVDD_CL_EN | IOVDD_CL_EN | $\underset{E N}{\text { AGNDA_DISC_ }}$ | $\underset{\text { EN }}{\substack{\text { AGNDB_DISC_ }}}$ | $\underset{\mathrm{N}}{\text { DGND_DISC_E }}$ |
| 42h | SUPPLY_MONITOR _CFG2 | 10FOh | RESERVED |  | IOVDD_OV_TH | IOVDD_UV_TH | RESERVED |  |  |  |
|  |  |  | AVDD_OTW_CFG[1:0] |  | IOVDD_OTW_CFG[1:0] |  | RESERVED |  |  |  |
| 43h | CLOCK_MONITOR_ | 0000h | RESERVED |  |  |  |  |  |  |  |
|  |  |  | RESERVED |  |  |  |  | $\underset{\underset{N}{\text { MCLK_M }} \text {. }}{ }$ | OSCD_WD_EN | MCLK_WD_EN |
| 44h | SUPPLY MONITOR _DIAGNOSTIC_CFG | 0000h | $\underset{\substack{\text { AVDD_OV_DIA } \\ \text { G_EN }}}{ }$ | $\underset{\text { G_EN }}{\text { AVDD_UV_DIA }}$ | $\begin{gathered} \text { IOVDD_OV_DI } \\ \text { AG_EN } \end{gathered}$ | $\begin{gathered} \hline \text { IOVDD_UV_DI } \\ \text { AG_EN } \end{gathered}$ | $\underset{\text { GVDD_OV_DIA }}{\substack{\text { DVN }}}$ | $\begin{gathered} \text { DVDD_UV_DIA } \\ \text { G_EN } \end{gathered}$ | $\begin{gathered} \text { AVDD_OSC_DI } \\ \text { AG_EN } \end{gathered}$ | $\begin{gathered} \text { IOVDD_OSC_D } \\ \text { IAG_EN } \end{gathered}$ |
|  |  |  | $\begin{gathered} \text { DVDD_OSC_DI } \\ \text { AG_EN } \end{gathered}$ | RESERVED |  |  |  | AGNDA DISC DIAG_EN | AGNDB_DISC_ DIAG_EN | DGND_DISC_D IAG_EN |

ADS131B26-Q1
www.ti.com
SBASA22A - SEPTEMBER 2022 - REVISED JULY 2023
Table 8-26. Register Map (continued)

| Address | Acronym | Reset | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 45h | CLOCK_MONITOR_ DIAGNOSTIC_CFG | 0000h | SPARE[11:0] |  |  |  |  |  |  |  |
|  |  |  | SPARE[11:0] |  |  |  | $\underset{\substack{\text { MCLK_HI_DIA } \\ \text { G_EN }}}{ }$ | $\underset{\text { G_EN }}{\substack{\text { MCLK_LO_DIA }}}$ | $\begin{gathered} \hline \text { OSCD_WD_DI } \\ \text { AG_EN } \end{gathered}$ | $\begin{gathered} \text { MCLK_WD_DI } \\ \text { AG_EN } \end{gathered}$ |
| 46h | DIGITAL MONITOR _DIAGNŌSTIC_CFG | 0000h | RESERVED |  |  |  |  |  | MEM_MAP_CRC_DIAG[1:0] |  |
|  |  |  | RESERVED |  |  |  |  | $\begin{gathered} \hline \text { GPIOA_DIAG_ } \\ \text { EN } \end{gathered}$ | $\begin{gathered} \text { GPIOB_DIAG_ } \\ \text { EN } \end{gathered}$ | $\underset{\mathrm{N}}{\text { GPIO_DIAG_E }}$ |
| 47h | $\begin{gathered} \text { SUPPLY_FAULT_MA } \\ \text { SK } \end{gathered}$ | 0000h | $\begin{gathered} \hline \text { AVDD_OV_MA } \\ \text { SK_ } \end{gathered}$ | $\begin{gathered} \text { AVDD_UV_MA } \\ \overline{S K} \end{gathered}$ | $\begin{gathered} \text { IOVDD_OV_M } \\ \text { ASK } \end{gathered}$ | $\underset{\text { SK }}{\text { IOVDD_UU_MA }}$ | $\begin{gathered} \hline \text { DVDD_OV_MA } \\ \overline{\text { SK }} \text { K } \end{gathered}$ | $\begin{gathered} \hline \text { DVDD_UV_MA } \\ \overline{\text { SK }} \end{gathered}$ | $\begin{gathered} \hline \text { AVDD_OSC_M } \\ \text { ASK } \end{gathered}$ | IOVDD_OSC_ MASK |
|  |  |  | $\begin{gathered} \text { DVDD_OSC_M } \\ \text { ASK } \end{gathered}$ | AVDD_OTW_M ASK | IOVDD_OTW_ MASK | $\begin{gathered} \hline \text { AVDD_CL_MA } \\ \text { SK } \end{gathered}$ | $\underset{\text { SK }}{\text { IOVDD_MA }}$ | AGNDA_DISC_ MASK | $\begin{aligned} & \text { AGNDB_DISC_ } \\ & \text { MASK } \end{aligned}$ | DGND_DISC_ MASK |
| 48h | $\begin{gathered} \text { CLOCK_FAULT_MA } \\ \text { SK } \end{gathered}$ | 0000h | RESERVED |  |  |  |  |  |  |  |
|  |  |  | RESERVED |  |  |  |  | MCLK_FAULT_ MASK | OSCD_WD_MA | $\underset{\text { SK }}{\text { MCLK_WD_MA }}$ |
| 49h | $\underset{\text { SK }}{\text { DIGITAL_FAULT_MA }}$ | 0000h | REG_MAP1_C RC_FAULT_MA SK | REG_MAP2_C RC_FAULT_MA SK | REG_MAP3_C RC_FAULT_MA SK | RESERVED | MEM_MAP_CR $\underset{K}{\text { C_FAULT_MAS }}$ | RESERVED |  |  |
|  |  |  | RESERVED |  |  |  |  |  |  |  |
| 4Ah | OCC_FAULT_MASK | 0000h | RESERVED |  |  |  |  |  |  |  |
|  |  |  | RESERVED |  |  |  | $\begin{gathered} \hline \text { OCCA_HT_MA } \\ \overline{S K} \end{gathered}$ | $\begin{gathered} \hline \text { OCCA_LT_MA } \\ \text { SK } \end{gathered}$ | $\begin{gathered} \hline \mathrm{OCCB}_{\overline{\mathrm{SK}}} \mathrm{HT} \mathrm{MA} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { OCCB_LT_MA } \\ \text { SK } \end{gathered}$ |
| 4Bh | FAULT_PIN_MASK | 0780h | RESERVED | SUPPLY_FAUL T_MASK | CLOCK_FAULT _MASK | DIGITAL_FAUL T_MASK | OCC_FAULT_ MASK | SPI_CRC_FAU L̄̄_MAS̄K | SPI_TIMEOUT _MASK | SCLK COUNT _FAULT_MASK |
|  |  |  | REG ACCESS _FAULT_MASK | RESERVED |  |  |  |  |  |  |
| 4Ch | DEVICE_CFG | 0000h | RESERVED | DRDY_CTRL | RESERVED | CLK_SOURCE | $\underset{\mathrm{H}}{\text { WORD_LENGT }}$ | RESERVED | OP_MODE[1:0] |  |
|  |  |  | RESERVED |  |  |  |  |  |  |  |
| 4Dh | GPIO_CFG | 0000h | RESERVED | GPIO4_FMT | GPIO3_FMT | GPIO2_FMT | GPIO1_FMT | GPIOO_FMT | GPIO4_DIR | GPIO3_DIR |
|  |  |  | GPIO2_DIR | GPIO1_DIR | GPIOO_DIR | GPIO4_SRC | GPIO3_SRC | GPIO2_SRC | RESERVED | GPIOO_SRC |
| 4Eh | GPO_DATA | 0000h | SPARE[10:0] |  |  |  |  |  |  |  |
|  |  |  | SPARE[10:0] |  |  | GPO4_DAT | GPO3_DAT | GPO2_DAT | GPO1_DAT | GPOO_DAT |
| 4Fh | $\underset{\text { GPIOO_L_PWM_C }}{\substack{\text { GG }}}$ | 007Fh | GPIO0_PWM_TB[1:0] |  | GPIOO_LL_PWM_HC[6:0] |  |  |  |  |  |
|  |  |  | $\begin{gathered} \text { GPIOO_LL_PW } \\ \text { M_HC[6:0] } \end{gathered}$ | GPIOO_LL_PWM_LC[6:0] |  |  |  |  |  |  |
| 50h | $\underset{\text { FG_PWM_C }}{\text { GPIOO_LL_PW }}$ | 3F80h | RESERVED |  | GPIOO_LH_PWM_HC[6:0] |  |  |  |  |  |
|  |  |  | $\begin{gathered} \text { GPIOO_LH_PW } \\ \text { M_HC[6:0] } \end{gathered}$ | GPIOO_LH_PWM_LC[6:0] |  |  |  |  |  |  |
| 51h | $\underset{F-\bar{G}}{\text { GPIO1_LL_PWM_C }}$ | 007Fh | GPIO1_PWM_TB[1:0] |  | GPIO1_LL_PWM_HC[6:0] |  |  |  |  |  |
|  |  |  | $\begin{gathered} \hline \text { GPIO1_LL_PW } \\ \text { M_HC[6:0] } \end{gathered}$ |  | GPIO1_LL_PWM_LC[6:0] |  |  |  |  |  |
| 52h | $\underset{\text { FGIO1_LH_PW_C }}{\text { GPIC }}$ | 3F80h | RESERVED |  | GPIO1_LH_PWM_HC[6:0] |  |  |  |  |  |
|  |  |  | $\begin{aligned} & \text { GPIO1_LH_PW } \\ & \text { M_HC[6:0] } \end{aligned}$ |  | GPIO1_LH_PWM_LC[6:0] |  |  |  |  |  |
| 53h | $\underset{\text { FGIOR }}{\text { GPIO_C }}$ | 007Fh | GPIO2_PWM_TB[1:0] |  | GPIO2_LL_PWM_HC[6:0] |  |  |  |  |  |
|  |  |  | $\begin{gathered} \text { GPIO2_LL_PW } \\ \text { M_HC[6:0] } \end{gathered}$ |  | GPIO2_LL_PWM_LC[6:0] |  |  |  |  |  |
| 54h | $\underset{\text { FGIO2_LH_PWM_C }}{\text { GPIO }}$ | 3F80h | RESERVED |  | GPIO2_LH_PWM_HC[6:0] |  |  |  |  |  |
|  |  |  | $\begin{aligned} & \text { GPIO2_LH_PW } \\ & \text { M_HC[6:0] } \end{aligned}$ |  | GPIO2_LH_PWM_LC[6:0] |  |  |  |  |  |
| 55h | $\underset{F G}{\text { GPIO3_LLPWM_C }}$ | 007Fh | GPIO3_PWM_TB[1:0] |  | GPIO3_LL_PWM_HC[6:0] |  |  |  |  |  |
|  |  |  | GPIO3_LL_PW M_HC[6:0] |  | GPIO3_LL_PWM_LC[6:0] |  |  |  |  |  |
| 56h | $\underset{\text { FG }}{\text { GPIO3_LHM_C }}$ | 3F80h | RESERVED |  | GPIO3_LH_PWM_HC[6:0] |  |  |  |  |  |
|  |  |  | $\begin{gathered} \text { GPIO3_LH_PW } \\ \text { M_HC[6:0] } \end{gathered}$ |  | GPIO3_LH_PWM_LC[6:0] |  |  |  |  |  |
| 57h | $\underset{F-\bar{G}}{\text { GPIO4_LL_PWM_C }}$ | 007Fh | GPIO4_PWM_TB[1:0] |  | GPIO4_LL_PWM_HC[6:0] |  |  |  |  |  |
|  |  |  | $\begin{gathered} \text { GPIO4_LL_PW } \\ \text { M_HC[6:0] } \end{gathered}$ |  |  |  | O4_LL_PWM_LC[ | [6:0] |  |  |
| 58h | $\underset{\text { FG }}{\text { GPIO4_LHM_C }}$ | 3F80h | RESERVED |  | GPIO4_LH_PWM_HC[6:0] |  |  |  |  |  |
|  |  |  | $\begin{aligned} & \text { GPIO4_LH_PW } \\ & \text { M_HC[6:0] } \end{aligned}$ |  | GPIO4_LH_PWM_LC[6:0] |  |  |  |  |  |

ADS131B26-Q1
www.ti.com
Table 8-26. Register Map (continued)


Table 8-26. Register Map (continued)

| Address | Acronym | Reset | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 94h | $\underset{G}{\text { SEQ2A_STEP4_CF }}$ | 0004h | $\underset{\text { SEQ2A_STEP4 }}{\text { EN }}$ | SEQ2A_STEP4_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\begin{gathered} \text { SEQ2A_STEP4 } \\ \text { _CH_N } \end{gathered}$ | SEQ2A_STEP4_CH_P[3:0] |  |  |  |
| 95h | $\underset{\text { G }}{\text { SEQ2A_STEP5_CF }}$ | 0005h | $\begin{gathered} \text { SEQ2A_STEP5 } \\ \text { _EN } \end{gathered}$ | SEQ2A_STEP5_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\underset{\text { CH_N }}{\text { SEQ2A_STEP5 }}$ | SEQ2A_STEP5_CH_P[3:0] |  |  |  |
| 96h | $\begin{gathered} \text { SEQ2A_STEP6_CF } \\ \text { G } \end{gathered}$ | 0006h | $\begin{gathered} \text { SEQ2A_STEP6 } \\ \text { _EN } \end{gathered}$ | SEQ2A_STEP6_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\begin{gathered} \text { SEQ2A_STEP6 } \\ \text { _CH_N } \end{gathered}$ | SEQ2A_STEP6_CH_P[3:0] |  |  |  |
| 97h | $\underset{\mathrm{G}}{\text { SEQ2A_STEP7_CF }}$ | 0007h | $\begin{gathered} \text { SEQ2A_STEP7 } \\ \text { _EN } \\ \hline \end{gathered}$ | SEQ2A_STEP7_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\underset{\text { CH }}{\text { SEQ2A_STEP7 }}$ | SEQ2A_STEP7_CH_P[3:0] |  |  |  |
| 98h | $\underset{G}{\text { SEQ2A_STEP8_CF }}$ | 0008h | $\begin{gathered} \text { SEQ2A_STEP8 } \\ \text { _EN } \end{gathered}$ | SEQ2A_STEP8_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | SEQ2A_STEP8 _CH_N | SEQ2A_STEP8_CH_P[3:0] |  |  |  |
| 99h | $\underset{\text { G }}{\text { SEQ2A_STEP9_CF }}$ | 0009h | $\begin{gathered} \text { SEQ2A_STEP9 } \\ \text { _EN } \\ \hline \end{gathered}$ | SEQ2A_STEP9_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\underset{\text { CH_N }}{\text { SEQ2A_STEP9 }}$ | SEQ2A_STEP9_CH_P[3:0] |  |  |  |
| 9Ah | $\underset{\text { G }}{\substack{\text { SEQ2A_STEP10_CF }}}$ | 000Ah | $\begin{gathered} \text { SEQ2A_STEP1 } \\ \text { O_EN } \end{gathered}$ | SEQ2A_STEP10_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | SEQ2A_STEP1 0_CH_N | SEQ2A_STEP10_CH_P[3:0] |  |  |  |
| 9Bh | $\underset{\text { G }}{\text { SEQ2A_STEP11_CF }}$ | 000Bh | $\begin{array}{\|c\|} \hline \text { SEQ2A_STEP1 } \\ \text { 1_EN } \\ \hline \end{array}$ | SEQ2A_STEP11_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | SEQ2A_STEP1 | SEQ2A_STEP11_CH_P[3:0] |  |  |  |
| 9Ch | $\underset{\text { G }}{\substack{\text { SEQ2A_STEP12_CF }}}$ | 000Ch | $\begin{gathered} \text { SEQ2A_STEP1 } \\ \text { 2_EN } \end{gathered}$ | SEQ2A_STEP12_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\begin{aligned} & \text { SEQ2A_STEP1 } \\ & \text { 2_CH_N } \end{aligned}$ | SEQ2A_STEP12_CH_P[3:0] |  |  |  |
| 9Dh | $\underset{\text { G }}{\text { SEQ2A_STEP13_CF }}$ | 000Dh | $\begin{gathered} \text { SEQ2A_STEP1 } \\ \text { 3_EN } \end{gathered}$ | SEQ2A_STEP13_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | SEQ2A_STEP1 3_CH_N | SEQ2A_STEP13_CH_P[3:0] |  |  |  |
| 9Eh | $\underset{\text { G }}{\substack{\text { SEQ2A_STEP14_CF }}}$ | 000Eh | $\begin{gathered} \text { SEQ2A_STEP1 } \\ \text { 4_EN } \end{gathered}$ | SEQ2A_STEP14_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | SEQ2A_STEP1 4_CH_N | SEQ2A_STEP14_CH_P[3:0] |  |  |  |
| 9Fh | $\underset{\text { G }}{\substack{\text { SEQ2A_STEP15_CF }}}$ | 000Fh | $\begin{gathered} \text { SEQ2A_STEP1 } \\ \text { 5_EN } \end{gathered}$ | SEQ2A_STEP15_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | SEQ2A_STEP1 5_CH_N | SEQ2A_STEP15_CH_P[3:0] |  |  |  |
| AOh | ADC3A_CFG | 8010h | ADC3A_EN | RESERVED |  |  | GAIN3A[1:0] |  | MUX3A[1:0] |  |
|  |  |  | RESERVED |  | D3A_SOUR CE_MUX | OWD3A_SINK MUX | OWD3A_SOURCE_VALUE[1:0] |  | OWD3A_SINK_VALUE[1:0] |  |
| A1h | ADC3A_OCAL_MSB | 0000h | OCAL3A[23:8] |  |  |  |  |  |  |  |
|  |  |  | OCAL3A[23:8] |  |  |  |  |  |  |  |
| A2h | ADC3A_OCAL_LSB | 0000h | OCAL3A[7:0] |  |  |  |  |  |  |  |
|  |  |  | RESERVED |  |  |  |  |  |  |  |
| A3h | ADC3A_GCAL | 0000h | GCAL3A[15:0] |  |  |  |  |  |  |  |
|  |  |  | GCAL3A[15:0] |  |  |  |  |  |  |  |
| BEh | $\underset{\text { REGISTER_MAP2_ }}{\text { CRC }}$ | 0000h | REG_MAP2_CRC_VALUE[15:0] |  |  |  |  |  |  |  |
|  |  |  | REG_MAP2_CRC_VALUE[15:0] |  |  |  |  |  |  |  |
| SECTION 3 |  |  |  |  |  |  |  |  |  |  |
| COh | REGMAP3_TDACB_CFG | 0000h | $\begin{array}{\|c} \hline \text { REG_MAP3_C } \\ \text { RC_EN } \end{array}$ | RESERVED |  |  |  |  |  |  |
|  |  |  | RESERVED |  |  | TDACB_VALUE[2:0] |  |  |  |  |

ADS131B26-Q1
Table 8-26. Register Map (continued)

| Address | Acronym | Reset | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| C1h | GPIOB_CFG | 0000h | $\underset{\text { FG }}{\substack{\text { GPIOB_PIN_C }}}$ | SPARE[2:0] |  |  | GPIO1B_FMT | GPIOOB_FMT | GPIO1B_DIR | GPIOOB_DIR |
|  |  |  | GPIO1B_PWM_TB[1:0] |  | GPIOOB_PWM_TB[1:0] |  | SPARE[1:0] |  | GPO1B_DAT | GPOOB_DAT |
| C2h | $\begin{gathered} \text { ADC1B_ADC3B_CF } \\ G \end{gathered}$ | 0400h | RESERVED |  |  |  | $\begin{gathered} \text { CONV_MODE1 } \\ 3 \mathrm{~B} \end{gathered}$ | OSR13B[2:0] |  |  |
|  |  |  | RESERVED |  |  |  | GC13B_EN | GC13B_DELAY[2:0] |  |  |
| C3h | ADC1B_CFG | 8010h | ADC1B_EN RESERVED |  |  |  | GAIN1B[1:0] |  | MUX1B[1:0] |  |
|  |  |  | RESERVED |  | OWD1B SOUR CE_MUX | $\begin{gathered} \text { OWD1B_SINK_ } \\ \text { MUX } \end{gathered}$ | OWD1B_SOURCE_VALUE[1:0] |  | OWD1B_SINK_VALUE[1:0] |  |
| C4h | ADC1B_OCAL_MSB | 0000h | OCAL1B[23:8] |  |  |  |  |  |  |  |
|  |  |  | OCAL1B[23:8] |  |  |  |  |  |  |  |
| C5h | ADC1B_OCAL_LSB | 0000h | OCAL1B[7:0] |  |  |  |  |  |  |  |
|  |  |  | RESERVED |  |  |  |  |  |  |  |
| C6h | ADC1B_GCAL | 0000h | GCAL1B[15:0] |  |  |  |  |  |  |  |
|  |  |  | GCAL1B[15:0] |  |  |  |  |  |  |  |
| C7h | OCCB_CFG | 0000h | OCCB_EN | OCCB_POL | RESERVED | OCCB_NUM[4:0] |  |  |  |  |
|  |  |  | RESERVED |  |  |  |  |  |  |  |
| C8h | $\begin{gathered} \text { OCCB_HIGH_THRE } \\ \overline{\text { SHOLD }} \end{gathered}$ | 7FFFh | OCCB_HIGH_TH[15:0] |  |  |  |  |  |  |  |
|  |  |  | OCCB_HIGH_TH[15:0] |  |  |  |  |  |  |  |
| C9h | $\mathrm{OCCB}_{\text {SHOLD }}$ | 8000h | OCCB_LOW_TH[15:0] |  |  |  |  |  |  |  |
|  |  |  | OCCB_LOW_TH[15:0] |  |  |  |  |  |  |  |
| CAh | SPARE_CAh | 5555h | SPARE[15:0] |  |  |  |  |  |  |  |
|  |  |  | SPARE[15:0] |  |  |  |  |  |  |  |
| CBh | ADC2B_CFG1 | 8010h | ADC2B_EN | RESERVED |  |  |  | VCMB_EN | OWD2B_SOURCE_MUX[2:0] |  |
|  |  |  | OWD2B SOUR CE_MUX[2:0] | OWD2B_SINK_MUX[2:0] |  |  | OWD2B_SOURCE_VALUE[1:0] |  | OWD2B_SINK_VALUE[1:0] |  |
| CCh | ADC2B_CFG2 | 0000h | SEQ2B_MODE[1:0] |  | RESERVED |  |  | MUX2B_DELAY[2:0] |  |  |
|  |  |  | RESERVED |  |  |  |  |  | OSR2B[1:0] |  |
| CDh | SPARE_CDh | 0000h | RESERVED |  |  |  |  |  |  |  |
|  |  |  | SPARE[7:0] |  |  |  |  |  |  |  |
| CEh | ADC2B_OCAL | 0000h | OCAL2B[15:0] |  |  |  |  |  |  |  |
|  |  |  | OCAL2B[15:0] |  |  |  |  |  |  |  |
| CFh | ADC2B_GCAL | 0000h | GCAL2B[15:0] |  |  |  |  |  |  |  |
|  |  |  | GCAL2B[15:0] |  |  |  |  |  |  |  |
| DOh | $\underset{G}{\text { SEQ2B_STEPO_CF }}$ | 0000h | $\begin{gathered} \text { SEQ2B_STEP0 } \\ \text { _EN } \end{gathered}$ | SEQ2B_STEP0_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\begin{gathered} \text { SEQ2B_STEP0 } \\ \text { _CH_N } \end{gathered}$ | SEQ2B_STEP0_CH_P[3:0] |  |  |  |
| D1h | $\underset{\mathrm{G}}{\mathrm{SEQ}} \mathrm{C}$ | 0001h | $\underset{\text { _EN }}{\substack{\text { SEQ2B_STEP1 } \\ \text { _EN }}}$ | SEQ2B_STEP1_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\begin{gathered} \text { SEQ2B_STEP1 } \\ \text { _CH_N } \end{gathered}$ | SEQ2B_STEP1_CH_P[3:0] |  |  |  |
| D2h | $\underset{\text { G }}{\text { SEQ2B_STEP2_CF }}$ | 0002h | $\begin{gathered} \text { SEQ2B_STEP2 } \\ \text { _EN } \\ \hline \end{gathered}$ | SEQ2B_STEP2_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\underset{\text { CH_N }}{\text { SEQ2B_STEP2 }}$ | SEQ2B_STEP2_CH_P[3:0] |  |  |  |
| D3h | $\underset{\text { G }}{\text { SEQ2B_STEP3_CF }}$ | 0003h | $\underset{\text { EN }}{\substack{\text { SEQ2B_STEP3 }}}$ | SEQ2B_STEP3_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\underset{\text { CH_N }}{\text { SEQ2B_STEP3 }}$ | SEQ2B_STEP3_CH_P[3:0] |  |  |  |
| D4h | $\underset{G}{\text { SEQ2B_STEP4_CF }}$ | 0004h | $\underset{\text { EEN }}{\substack{\text { SEQB_STEP4 } \\ \text { _N }}}$ | SEQ2B_STEP4_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\begin{gathered} \text { SEQ2B_STEP4 } \\ \text { _CH_N } \end{gathered}$ | SEQ2B_STEP4_CH_P[3:0] |  |  |  |
| D5h | $\underset{\text { G }}{\text { SEQ2B_STEP5_CF }}$ | 0005h | $\begin{gathered} \text { SEQ2B_STEP5 } \\ \text { _EN } \\ \hline \end{gathered}$ | SEQ2B_STEP5_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\begin{gathered} \text { SEQ2B_STEP5 } \\ \text { _CH_N } \end{gathered}$ | SEQ2B_STEP5_CH_P[3:0] |  |  |  |

Table 8-26. Register Map (continued)

| Address | Acronym | Reset | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| D6h | $\underset{\text { G }}{\text { SEQ2B_STEP6_CF }}$ | 0006h | $\underset{\text { SEQ2B_STEP6 }}{\text { _EN }}$ | SEQ2B_STEP6_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\begin{gathered} \text { SEQ2B_STEP6 } \\ \text { _CH_N } \end{gathered}$ | SEQ2B_STEP6_CH_P[3:0] |  |  |  |
| D7h | $\underset{G}{\text { SEQ2B_STEP7_CF }}$ | 0007h | $\underset{\text { SEQ2B_STEP7 }}{\substack{\text { SN }}}$ | SEQ2B_STEP7_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\begin{gathered} \text { SEQ2B_STEP7 } \\ \text { _CH_N } \end{gathered}$ | SEQ2B_STEP7_CH_P[3:0] |  |  |  |
| D8h | $\underset{\text { G }}{\text { SEQ2B_STEP8_CF }}$ | 0008h | $\begin{gathered} \hline \text { SEQ2B_STEP8 } \\ \text { _EN } \end{gathered}$ | SEQ2B_STEP8_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\begin{gathered} \text { SEQ2B_STEP8 } \\ \text { _CH_N } \end{gathered}$ | SEQ2B_STEP8_CH_P[3:0] |  |  |  |
| D9h | $\underset{\mathrm{G}}{\text { SEQ2B_STEP9_CF }}$ | 0009h | $\begin{array}{\|c} \text { SEQ2B_STEP9 } \\ \text { _EN } \end{array}$ | SEQ2B_STEP9_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\begin{gathered} \text { SEQ2B_STEP9 } \\ \text { _CH_N } \end{gathered}$ | SEQ2B_STEP9_CH_P[3:0] |  |  |  |
| DAh | $\underset{\mathrm{G}}{\text { SEQ2B_STEP10_CF }}$ | 000Ah | $\begin{array}{\|c} \hline \text { SEQ2B_STEP1 } \\ \text { 0_EN } \\ \hline \end{array}$ | SEQ2B_STEP10_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\begin{gathered} \text { SEQ2B_STEP1 } \\ \text { O_CH_N } \end{gathered}$ | SEQ2B_STEP10_CH_P[3:0] |  |  |  |
| DBh | $\underset{\text { G }}{\text { SEQ2B_STEP11_CF }}$ | 000Bh | $\begin{array}{\|c} \hline \text { SEQ2B_STEP1 } \\ \text { 1_EN } \end{array}$ | SEQ2B_STEP11_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\begin{gathered} \text { SEQ2B_STEP1 } \\ \text { 1_CH_N } \end{gathered}$ | SEQ2B_STEP11_CH_P[3:0] |  |  |  |
| DCh | $\underset{\mathrm{G}}{\text { SEQ2B_STEP12_CF }}$ | 000Ch | $\begin{array}{\|c} \hline \text { SEQ2B_STEP1 } \\ \text { 2_EN } \\ \hline \end{array}$ | SEQ2B_STEP12_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\begin{gathered} \text { SEQ2B_STEP1 } \\ \text { 2_CH_N } \end{gathered}$ | SEQ2B_STEP12_CH_P[3:0] |  |  |  |
| DDh | $\underset{\text { G }}{\substack{\text { SEQ2B_STEP13_CF }}}$ | 000Dh | $\begin{array}{\|c} \hline \text { SEQ2B_STEP1 } \\ \text { 3_EN } \end{array}$ | SEQ2B_STEP13_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\begin{gathered} \text { SEQ2B_STEP1 } \\ \text { 3_CH_N } \end{gathered}$ | SEQ2B_STEP13_CH_P[3:0] |  |  |  |
| DEh | $\underset{\mathrm{G}}{\text { SEQ2B_STEP14_CF }}$ | 000Eh | $\begin{gathered} \text { SEQ2B_STEP1 } \\ \text { 4_EN } \end{gathered}$ | SEQ2B_STEP14_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\begin{gathered} \text { SEQ2B_STEP1 } \\ \text { 4_CH_N } \end{gathered}$ | SEQ2B_STEP14_CH_P[3:0] |  |  |  |
| DFh | $\underset{\text { G }}{\text { SEQ2B_STEP15_CF }}$ | 000Fh | $\begin{gathered} \text { SEQ2B_STEP1 } \\ \text { 5_EN } \end{gathered}$ | SEQ2B_STEP15_GAIN[1:0] |  | RESERVED |  |  |  |  |
|  |  |  | RESERVED |  |  | $\begin{gathered} \text { SEQ2B_STEP1 } \\ \text { 5_CH_N } \end{gathered}$ | SEQ2B_STEP15_CH_P[3:0] |  |  |  |
| EOh | ADC3B_CFG | 8010h | ADC3B_EN | RESERVED |  |  | GAIN3B[1:0] |  | MUX3B[1:0] |  |
|  |  |  | RESERVED |  | WD3B_SOUR CE_MUX | OWD3B_SINK_ MUX | OWD3B_SOURCE_VALUE[1:0] |  | OWD3B_SINK_VALUE[1:0] |  |
| E1h | ADC3B_OCAL_MSB | 0000h | OCAL3B[23:8] |  |  |  |  |  |  |  |
|  |  |  | OCAL3B[23:8] |  |  |  |  |  |  |  |
| E2h | ADC3B_OCAL_LSB | 0000h | OCAL3B[7:0] |  |  |  |  |  |  |  |
|  |  |  | RESERVED |  |  |  |  |  |  |  |
| E3h | ADC3B_GCAL | 0000h | GCAL3B[15:0] |  |  |  |  |  |  |  |
|  |  |  | GCAL3B[15:0] |  |  |  |  |  |  |  |
| FEh | $\underset{\text { REGISTER_MAP3_ }}{\text { CRC }}$ | 0000h | REG_MAP3_CRC_VALUE[15:0] |  |  |  |  |  |  |  |
|  |  |  | REG_MAP3_CRC_VALUE[15:0] |  |  |  |  |  |  |  |

### 8.6.1.1 ID Register (Address $=00 \mathrm{~h}$ ) $[$ Reset $=\mathrm{X}]$

Return to the Summary Table.
Figure 8-46. ID Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REV[7:0] |  |  |  |  |  |  |  |
| R-X |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | ADC_COUNT[2:0] |  |  |  | E_ |  |  |
| R-110b |  |  | R-X |  |  |  |  |

Table 8-27. ID Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 8$ | REV[7:0] | R | X | Revision ID <br> Values are subject to change without notice |
| $7: 5$ | ADC_COUNT[2:0] | R | 110 b | ADC count <br> $110 \mathrm{~b}=6$ (ADC1A, ADC1B, ADC2A, ADC2B, ADC3A, ADC3B) |
| $4: 0$ | DEVICE_ID[4:0] | R | X | Device ID <br> Values are subject to change without notice |

### 8.6.1.2 STATUS_MSB Register (Address = 01h) [Reset = 7FC8h]

## Return to the Summary Table.

Figure 8-47. STATUS_MSB Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESETn | SUPPLY_FAULTn | CLOCK_FAULTn | DIGITAL_FAULTn | OCC_FAULTn | SPI_CRC_FAULTn | SPI_TIMEOUTn | $\underset{\text { LTn }}{\text { SCLK_COUNT_FAU }}$ |
| R/W-0b | R/W-1b | R/W-1b | R/W-1b | R/W-1b | R-1b | R-1b | R-1b |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $\begin{aligned} & \text { REG_ACCESS_FAU } \\ & \text { LTn } \end{aligned}$ | COMMAND_RESPONSE[3:0] |  |  |  | LOCK | CLOCK | MODE |
| R-1b | R-1001b |  |  |  | R-Ob | R-Ob | R-Ob |

Table 8-28. STATUS_MSB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | RESETn | R/W | 0b | RESET flag <br> Indicates a device reset occurred. Write 1 b to clear this bit to 1 b . <br> Ob = Reset occurred <br> 1b = No reset occurred |
| 14 | SUPPLY_FAULTn | R/W | 1b | Supply fault flag Indicates that one or more of the unmasked supply fault flags in the SUPPLY_STATUS register is set. Write 1b to clear this bit to 1b after all set unmasked supply fault flags are cleared. <br> $\mathrm{Ob}=$ One or more of the unmasked supply fault flags is set <br> $1 \mathrm{~b}=$ None of the unmasked supply fault flags are set |
| 13 | CLOCK_FAULTn | R/W | 1b | Clock fault flag <br> Indicates that one or more of the unmasked clock fault flags in the CLOCK_STATUS register is set. Write 1 b to clear this bit to 1 b after all set unmasked clock fault flags are cleared. <br> $\mathrm{Ob}=$ One or more of the unmasked clock fault flags is set <br> $1 \mathrm{~b}=$ None of the unmasked supply clock fault flags are set |
| 12 | DIGITAL_FAULTn | R/W | 1b | Digital fault flag <br> Indicates that one or more of the unmasked digital fault flags in the DIGITAL_STATUS register is set. Write 1 b to clear this bit to 1 b after all set unmasked digital fault flags are cleared. <br> $\mathrm{Ob}=$ One or more of the unmasked digital fault flags is set <br> $1 \mathrm{~b}=$ None of the unmasked digital fault flags are set |
| 11 | OCC_FAULTn | R/W | 1b | Overcurrent comparator fault flag Indicates that one or more of the unmasked overcurrent comparator fault flags in the OCC_STATUS register is set. Write 1 b to clear this bit to 1 b after all set unmasked overcurrent comparator fault flags are cleared. <br> $\mathrm{Ob}=$ One or more of the unmasked overcurrent comparator fault flags is set <br> 1b = None of the unmasked overcurrent comparator fault flags are set |
| 10 | SPI_CRC_FAULTn | R | 1b | SPI CRC fault flag <br> Indicates an SPI CRC fault occurred in the previous SPI frame. This bit clears automatically to 1b in each new SPI frame. <br> $0 \mathrm{~b}=$ SPI CRC fault occurred <br> 1b = No SPI CRC fault occurred |
| 9 | SPI_TIMEOUTn | R | 1b | SPI timeout fault flag <br> Indicates an SPI timeout fault occurred in the previous SPI frame. This bit clears automatically to 1 b in each new SPI frame. <br> Ob = SPI timeout fault occurred <br> 1b = No SPI timeout fault occurred |
| 8 | SCLK_COUNT_FAULTn | R | 1b | SCLK counter fault flag Indicates an SCLK counter fault occurred in the previous SPI frame (that is, fewer or more SCLKs than required for the previous frame were sent). This bit clears automatically to 1 b in each new SPI frame. <br> $0 \mathrm{~b}=$ SCLK counter fault occurred <br> 1b = No SCLK counter fault occurred |
| 7 | REG_ACCESS_FAULTn | R | 1b | Register access fault flag <br> Indicates a read or write access to an invalid register address (register address FFh or beyond) occurred. This flag sets to $0 b$ in the subsequent frame following the frame where a read or write operation to a register with an invalid register address was attempted. This bit clears automatically to 1 b in each new SPI frame. <br> $\mathrm{Ob}=$ Register access fault occurred <br> 1b = No register access fault occurred |

Table 8-28. STATUS_MSB Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 6:3 | COMMAND_RESPONSE[3:0] | R | 1001b | Command response indication <br> Indicates which command was executed in the previous SPI frame. <br> $0000 \mathrm{~b}=$ Invalid response that does not occur under normal circumstances. Can indicate a <br> stuck-at SDO signal or that the device is held in reset. <br> 0001b $=$ NULL command <br> 0010b = LOCK command <br> 0011b $=$ UNLOCK command <br> 0100b $=$ RREG command <br> $0101 \mathrm{~b}=$ NULL command (because a NULL command was correctly sent as the second frame after a RREG command). This response serves as the frame counter for the twoframe RREG command. <br> 0110b = WREG command <br> 0111b = Invalid response that does not occur under normal circumstances. <br> $1000 \mathrm{~b}=$ Invalid response that does not occur under normal circumstances. <br> 1001b = NULL command (first frame after power-up or reset). This response is only sent in the first frame after reset or power-up, the second frame has the response based on the command sent in the first frame. <br> 1010b $=$ NULL command (resulting from one of the following errors: a timeout occurred before a complete command CRC was received, insufficient SCLKs were sent to complete a command, a CRC mismatch between the command word and command CRC word, or a CRC mismatch between data words and the data CRC word in a WREG command). For the NULL, RREG, LOCK, and UNLOCK commands, the command and command CRC words must be sent to complete the command. For the RESET command, the STATUS word, all ADC data words, and the output CRC word must be read to complete the command. For the WREG command, the command and command CRC words, as well as the data and data CRC words must be sent to complete the command. <br> 1011b = NULL command (resulting from an invalid command word with a matching CRC between the command word and command CRC word). <br> $1100 \mathrm{~b}=$ NULL command (resulting from a command other than the NULL command was sent in the second frame after the RREG command and ignored). This response serves as the frame counter for the two-frame RREG command. <br> 1101b = NULL command (the RESET or WREG commands are ignored because the device is locked). <br> $1110 \mathrm{~b}=$ Invalid response that does not occur under normal circumstances. <br> 1111b = Invalid response that does not occur under normal circumstances. Can indicate a stuck-at SDO signal. |
| 2 | LOCK | R | 0b | Lock state indication Indicates if the device is locked or unlocked. <br> $0 \mathrm{~b}=$ Device is unlocked <br> 1b = Device is locked |
| 1 | CLOCK | R | 0b | Clock source indication <br> Indicates which clock source the device is currently using. <br> Ob = Internal oscillator <br> 1b = External clock |
| 0 | MODE | R | 0b | Operating mode indication Indicates which operating mode the device is currently in. <br> $\mathrm{Ob}=$ Active mode <br> 1b = Standby or power-down mode |

### 8.6.1.3 STATUS_LSB Register (Address $=02 \mathrm{~h}$ ) [Reset $=\mathbf{0 0 0 0 h}]$

Return to the Summary Table.
Figure 8-48. STATUS_LSB Register


Table 8-29. STATUS_LSB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15:14 | SEQ2A_COUNT[1:0] | R | 00b | ADC2A sequence counter <br> Circular counter that increments each time a new sequence on ADC2A completes. This counter resets to 00 b when ADC2A is disabled, when the device is put in standby or power-down mode, or after a device reset. |
| 13:12 | SEQ2B_COUNT[1:0] | R | 00b | ADC2B sequence counter <br> Circular counter that increments each time a new sequence on ADC2B completes. This counter resets to 00 b when ADC2B is disabled, when the device is put in standby or power-down mode, or after a device reset. |
| 11:10 | CONV1A_COUNT[1:0] | R | 00b | ADC1A and ADC3A conversion counter Circular counter that increments each time a new conversion on ADC1A and ADC3A completes. This counter resets to 00b when ADC1A and ADC3A are disabled, when the device is put in standby or power-down mode, or after a device reset. |
| 9:8 | CONV1B_COUNT[1:0] | R | 00b | ADC1B and ADC3B conversion counter Circular counter that increments each time a new conversion on ADC1B and ADC3B completes. This counter resets to 00b when ADC1B and ADC3B are disabled, when the device is put in standby or power-down mode, or after a device reset. |
| 7:2 | RESERVED | R | 000000b | Reserved <br> Always reads 000000b. |
| 1 | SEQ2A_ACTIVE | R | Ob | ADC2A sequence in progress indication <br> Indicates that a sequence on ADC2A is currently in progress. Changes to registers from address 8Ch to 9Fh of ADC2A must only be made when ADC2A is disabled. <br> $0 \mathrm{~b}=$ No sequence in progress <br> $1 \mathrm{~b}=$ Sequence in progress |
| 0 | SEQ2B_ACTIVE | R | 0b | ADC2B sequence in progress indication <br> Indicates that a sequence on ADC2B is currently in progress. Changes to registers from address CCh to DFh of ADC2B must only be made when ADC2B is disabled. <br> $\mathrm{Ob}=$ No sequence in progress <br> $1 \mathrm{~b}=$ Sequence in progress |

### 8.6.1.4 SUPPLY_STATUS Register (Address = 03h) [Reset $=$ FFFFh]

Return to the Summary Table.
Figure 8-49. SUPPLY_STATUS Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AVDD_OVn | AVDD_UVn | IOVDD_OVn | IOVDD_UVn | DVDD_OVn | DVDD_UVn | AVDD_OSCn | IOVDD_OSCn |
| R/W-1b | R/W-1b | R/W-1b | R/W-1b | R/W-1b | R/W-1b | R/W-1b | R/W-1b |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DVDD_OSCn | AVDD_OTWn | IOVDD_OTWn | AVDD_CLn | IOVDD_CLn | AGNDA_DISCn | AGNDB_DISCn | DGND_DISCn |
| R/W-1b | R/W-1b | R/W-1b | R/W-1b | R/W-1b | R/W-1b | R/W-1b | R/W-1b |

Table 8-30. SUPPLY_STATUS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | AVDD_OVn | R/W | 1b | AVDD overvoltage fault flag Indicates the AVDD supply voltage exceeded the AVDD overvoltage threshold. See the AVDD monitor description for details regarding the AVDD LDO shutdown during overvoltage. Write 1b to clear this bit to 1 b . <br> $\mathrm{Ob}=$ Overvoltage fault occurred <br> $1 b=$ No overvoltage fault occurred |
| 14 | AVDD_UVn | R/W | 1b | AVDD undervoltage fault flag <br> Indicates the AVDD supply voltage dropped below the AVDD undervoltage threshold. Write 1b to clear this bit to 1 b . <br> $\mathrm{Ob}=$ Undervoltage fault occurred <br> $1 b=$ No undervoltage fault occurred |
| 13 | IOVDD_OVn | R/W | 1b | IOVDD overvoltage fault flag Indicates the IOVDD supply voltage exceeded the IOVDD overvoltage threshold. See the IOVDD monitor description for details regarding the IOVDD LDO shutdown during overvoltage. Write 1 b to clear this bit to 1 b . <br> $\mathrm{Ob}=$ Overvoltage fault occurred <br> $1 b=$ No overvoltage fault occurred |
| 12 | IOVDD_UVn | R/W | 1b | IOVDD undervoltage fault flag <br> Indicates the IOVDD supply voltage dropped below the IOVDD undervoltage threshold. <br> Write 1 b to clear this bit to 1 b . <br> $\mathrm{Ob}=$ Undervoltage fault occurred <br> 1b = No undervoltage fault occurred |
| 11 | DVDD_OVn | R/W | 1b | DVDD overvoltage fault flag <br> Indicates the DVDD supply voltage exceeded the DVDD overvoltage threshold. See the DVDD monitor description for details regarding the DVDD LDO shutdown during overvoltage. Write 1 b to clear this bit to 1 b . <br> $0 \mathrm{~b}=$ Overvoltage fault occurred <br> $1 b=$ No overvoltage fault occurred |
| 10 | DVDD_UVn | R/W | 1b | DVDD undervoltage fault flag <br> Indicates the DVDD supply voltage dropped below the DVDD undervoltage threshold. Write 1b to clear this bit to 1 b . <br> $\mathrm{Ob}=$ Undervoltage fault occurred <br> 1b = No undervoltage fault occurred |
| 9 | AVDD_OSCn | R/W | 1b | AVDD oscillation fault flag Indicates the AVDD supply voltage is oscillating. Write 1 b to clear this bit to 1 b . Ob = Oscillation fault occurred 1b $=$ No oscillation fault occurred |
| 8 | IOVDD_OSCn | R/W | 1b | IOVDD oscillation fault flag <br> Indicates the IOVDD supply voltage is oscillating. Write 1 b to clear this bit to 1 b . <br> $\mathrm{Ob}=$ Oscillation fault occurred <br> 1b = No oscillation fault occurred |
| 7 | DVDD_OSCn | R/W | 1b | DVDD oscillation fault flag Indicates the DVDD supply voltage is oscillating. Write 1 b to clear this bit to 1 b . Ob = Oscillation fault occurred 1b $=$ No oscillation fault occurred |
| 6 | AVDD_OTWn | R/W | 1b | AVDD overtemperature warning flag Indicates the AVDD LDO temperature exceeded the AVDD overtemperature warning threshold. Write 1 b to clear this bit to 1 b . <br> $\mathrm{Ob}=$ Overtemperature warning <br> $1 b=$ No overtemperature warning |
| 5 | IOVDD_OTWn | R/W | 1b | IOVDD overtemperature warning flag Indicates the IOVDD LDO temperature exceeded the IOVDD overtemperature warning threshold. Write 1b to clear this bit to 1 b . <br> $0 \mathrm{~b}=$ Overtemperature warning <br> $1 \mathrm{~b}=$ No overtemperature warning |
| 4 | AVDD_CLn | R/W | 1b | AVDD current limit flag <br> Indicates the AVDD LDO current limit is active. Write 1 b to clear this bit to 1 b . <br> Ob = Current limit <br> $1 b=$ No current limit |

Table 8-30. SUPPLY_STATUS Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 3 | IOVDD_CLn | R/W | 1b | IOVDD current limit flag <br> Indicates the IOVDD LDO current limit is active. Write 1 b to clear this bit to 1 b . <br> Ob = Current limit <br> 1b = No current limit |
| 2 | AGNDA_DISCn | R/W | 1b | AGNDA pin disconnect detection flag Indicates the AGNDA pin is disconnected. Write 1 b to clear this bit to 1 b . Ob = AGNDA pin disconnected $1 \mathrm{~b}=$ AGNDA pin connected |
| 1 | AGNDB_DISCn | R/W | 1b | AGNDB pin disconnect detection flag Indicates the AGNDB pin is disconnected. Write 1 b to clear this bit to 1 b . Ob = AGNDB pin disconnected $1 \mathrm{~b}=$ AGNDB pin connected |
| 0 | DGND_DISCn | R/W | 1b | DGND pin disconnect detection flag Indicates the DGND pin is disconnected. Write 1 b to clear this bit to 1 b . <br> Ob = DGND pin disconnected <br> 1b = DGND pin connected |

### 8.6.1.5 CLOCK_STATUS Register $($ Address $=04 \mathrm{~h})$ [Reset $=$ FC07h]

Return to the Summary Table.
Figure 8-50. CLOCK_STATUS Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED |  |  |  |  |  |  |  |
| R-1111110000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  |  | MCLK_FAULTn | OSCD_WDn | MCLK_WDn |
| R-1111110000000b |  |  |  |  | R/W-1b | R/W-1b | R/W-1b |

Table 8-31. CLOCK_STATUS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15:3 | RESERVED | R | 1111110000000b | Reserved <br> Always reads 1111110000000b. |
| 2 | MCLK_FAULTn | R/W | 1b | MCLK frequency too high or too low fault flag Indicates the main clock frequency of the selected clock source either exceeded the clock frequency high threshold or dropped below the clock frequency low threshold. Write 1b to clear this bit to 1 b . <br> $0 \mathrm{~b}=$ MCLK frequency too high or too low fault occurred <br> 1b = No MCLK frequency too high or too low fault occurred |
| 1 | OSCD_WDn | R/W | 1b | Diagnostic oscillator watchdog fault flag Indicates a diagnostic oscillator watchdog fault occurred. Write 1 b to clear this bit to 1 b . <br> $\mathrm{Ob}=$ Watchdog fault occurred <br> $1 b=$ No watchdog fault occurred |
| 0 | MCLK_WDn | R/W | 1b | Main clock watchdog fault flag Indicates a main clock watchdog fault occurred. Write 1 b to clear this bit to 1 b . $0 \mathrm{~b}=$ Watchdog fault occurred $1 b=$ No watchdog fault occurred |

### 8.6.1.6 DIGITAL_STATUS Register (Address = 05h) [Reset = EC00h]

Return to the Summary Table.
Figure 8-51. DIGITAL_STATUS Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { REG_MAP1_CRC_F } \\ \text { AULTn } \end{gathered}$ | $\begin{gathered} \text { REG_MAP2_CRC_F } \\ \text { AULTn } \end{gathered}$ | $\begin{gathered} \text { REG_MAP3_CRC_F } \\ \text { AULTn } \end{gathered}$ | RESERVED | $\begin{gathered} \text { MEM_MAP_CRC_FA } \\ \text { ULTn } \end{gathered}$ | OTP_BANK |  |  |
| R/W-1b | R/W-1b | R/W-1b | R-Ob | R/W-1b | R-1b |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  |  |  |  |  |
| R-0000000000b |  |  |  |  |  |  |  |

Table 8-32. DIGITAL_STATUS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | REG_MAP1_CRC_FAULTn | R/W | 1b | Register map section 1 CRC fault flag Indicates a register map CRC fault in section 1 (register address space from 40 h to 59 h ) occurred. Write 1 b to clear this bit to 1 b . <br> $0 \mathrm{~b}=$ Register map CRC fault occurred <br> 1b = No register map CRC fault occurred |
| 14 | REG_MAP2_CRC_FAULTn | R/W | 1b | Register map section 2 CRC fault flag Indicates a register map CRC fault in section 2 (register address space from 80h to A3h) occurred. Write 1b to clear this bit to 1b. <br> $0 b=$ Register map CRC fault occurred <br> $1 b=$ No register map CRC fault occurred |
| 13 | REG_MAP3_CRC_FAULTn | R/W | 1b | Register map section 3 CRC fault flag <br> Indicates a register map CRC fault in section 3 (register address space from COh to E3h) <br> occurred. Write 1 b to clear this bit to 1 b . <br> Ob = Register map CRC fault occurred <br> 1b = No register map CRC fault occurred |
| 12 | RESERVED | R | Ob | Reserved Always reads 0b. |
| 11 | MEM_MAP_CRC_FAULTn | R/W | 1b | Memory map CRC fault flag <br> Indicates a memory map CRC fault in the internal memory occurred. Write 1b to clear this bit to 1 b . Reset the device in case the flag continues to set to 0 b . <br> Ob = Memory map CRC fault occurred <br> 1b = No memory map CRC fault occurred |
| 10 | OTP_BANK | R | 1b | OTP bank indication <br> Indicates which OTP bank the device selected after reset. The OTP_BANK bit does not trigger the DIGITAL_FAULTn bit in the STATUS_MSB register. Reset the device in case the flag indicates that the backup OTP bank is used. <br> Ob = Backup OTP bank (bank 1) <br> $1 \mathrm{~b}=$ Primary OTP bank (bank 0) |
| 9:0 | RESERVED | R | 0000000000b | Reserved <br> Always reads 0000000000b. |

### 8.6.1.7 OCC_STATUS Register (Address $=06 \mathrm{~h}$ ) [Reset $=000 \mathrm{Fh}$ ]

Return to the Summary Table.
Figure 8-52. OCC_STATUS Register


Table 8-33. OCC_STATUS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15:4 | RESERVED | R | 000000000000b | Reserved <br> Always reads 000000000000b. |
| 3 | OCCA_HTn | R/W | 1b | ADC1A overcurrent comparator high threshold fault flag Indicates the ADC1A digital fast filter output exceeded the set high threshold for the set amount of conversions. Write 1 b to clear this bit to 1 b . <br> $\mathrm{Ob}=$ High threshold fault occurred <br> 1b $=$ No high threshold fault occurred |
| 2 | OCCA_LTn | R/W | 1b | ADC1A overcurrent comparator low threshold fault flag Indicates the ADC1A digital fast filter output dropped below the set low threshold for the set amount of conversions. Write 1 b to clear this bit to 1 b . <br> $\mathrm{Ob}=$ Low threshold fault occurred <br> $1 b=$ No low threshold fault occurred |
| 1 | OCCB_HTn | R/W | 1b | ADC1B overcurrent comparator high threshold fault flag Indicates the ADC1B digital fast filter output exceeded the set high threshold for the set amount of conversions. Write 1b to clear this bit to 1b. <br> $\mathrm{Ob}=$ High threshold fault occurred <br> $1 \mathrm{~b}=$ No high threshold fault occurred |
| 0 | OCCB_LTn | R/W | 1b | ADC1B overcurrent comparator low threshold fault flag Indicates the ADC1B digital fast filter output dropped below the set low threshold for the set amount of conversions. Write 1b to clear this bit to 1 b . <br> $\mathrm{Ob}=$ Low threshold fault occurred <br> 1b $=$ No low threshold fault occurred |

### 8.6.1.8 GPI_DATA Register (Address = 07h) [Reset = 0000h]

Return to the Summary Table.
Figure 8-53. GPI_DATA Register


Table 8-34. GPI_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15:10 | RESERVED | R | 000000b | Reserved <br> Always reads 000000b. |
| 9:8 | GPI4_DAT[1:0] | R | 00b | GPIO4 data readback <br> Readback value of GPIO4 when configured as a digital input or output. <br> $00 \mathrm{~b}=$ Low (static low or PWM with a low period $>66.6 \%$ ) <br> $01 \mathrm{~b}=$ Weak low (PWM with a low period $\geq 50 \%$ but $\leq 66.6 \%$ ) <br> $10 \mathrm{~b}=$ Weak high (PWM with a high period $>50 \%$ but $\leq 66.6 \%$ ) <br> $11 \mathrm{~b}=$ High (static high or PWM with a high period $>66.6 \%$ ) |
| 7:6 | GPI3_DAT[1:0] | R | 00b | GPIO3 data readback <br> Readback value of GPIO3 when configured as a digital input or output. <br> $00 \mathrm{~b}=$ Low (static low or PWM with a low period $>66.6 \%$ ) <br> $01 \mathrm{~b}=$ Weak low (PWM with a low period $\geq 50 \%$ but $\leq 66.6 \%$ ) <br> $10 \mathrm{~b}=$ Weak high (PWM with a high period $>50 \%$ but $\leq 66.6 \%$ ) <br> $11 \mathrm{~b}=$ High (static high or PWM with a high period $>66.6 \%$ ) |
| 5:4 | GPI2_DAT[1:0] | R | 00b | GPIO2 data readback <br> Readback value of GPIO2 when configured as a digital input or output. <br> $00 \mathrm{~b}=$ Low (static low or PWM with a low period $>66.6 \%$ ) <br> $01 \mathrm{~b}=$ Weak low (PWM with a low period $\geq 50 \%$ but $\leq 66.6 \%$ ) <br> $10 \mathrm{~b}=$ Weak high (PWM with a high period $>50 \%$ but $\leq 66.6 \%$ ) <br> $11 \mathrm{~b}=$ High (static high or PWM with a high period $>66.6 \%$ ) |
| 3:2 | GPI1_DAT[1:0] | R | 00b | GPIO1 data readback <br> Readback value of GPIO1 when configured as a digital input or output. <br> $00 \mathrm{~b}=$ Low (static low or PWM with a low period $>66.6 \%$ ) <br> $01 \mathrm{~b}=$ Weak low (PWM with a low period $\geq 50 \%$ but $\leq 66.6 \%$ ) <br> $10 \mathrm{~b}=$ Weak high (PWM with a high period $>50 \%$ but $\leq 66.6 \%$ ) <br> $11 \mathrm{~b}=$ High (static high or PWM with a high period $>66.6 \%$ ) |
| 1:0 | GPIO_DAT[1:0] | R | 00b | GPIO0 data readback <br> Readback value of GPIOO when configured as a digital input or output. <br> $00 \mathrm{~b}=$ Low (static low or PWM with a low period $>66.6 \%$ ) <br> $01 \mathrm{~b}=$ Weak low (PWM with a low period $\geq 50 \%$ but $\leq 66.6 \%$ ) <br> $10 \mathrm{~b}=$ Weak high (PWM with a high period $>50 \%$ but $\leq 66.6 \%$ ) <br> $11 \mathrm{~b}=$ High (static high or PWM with a high period $>66.6 \%$ ) |

ADS131B26-Q1
SBASA22A - SEPTEMBER 2022 - REVISED JULY 2023

### 8.6.1.9 GPIA_GPIB_DATA Register (Address $=08 \mathrm{~h}$ ) [Reset $=0000 \mathrm{~h}$ ]

Return to the Summary Table.
Figure 8-54. GPIA_GPIB_DATA Register


Table 8-35. GPIA_GPIB_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15:12 | RESERVED | R | 0000b | Reserved <br> Always reads 0000b. |
| 11:10 | GPI1A_DAT[1:0] | R | 00b | GPIO1A data readback <br> Readback value of GPIO1A when configured as a digital input or output. Reads back 00b when GPIO1A is configured as an analog input. <br> $00 \mathrm{~b}=$ Low (static low or PWM with a low period $>66.6 \%$ ) <br> $01 \mathrm{~b}=$ Weak low (PWM with a low period $\geq 50 \%$ but $\leq 66.6 \%$ ) <br> $10 \mathrm{~b}=$ Weak high (PWM with a high period $>50 \%$ but $\leq 66.6 \%$ ) <br> $11 \mathrm{~b}=$ High (static high or PWM with a high period $>66.6 \%$ ) |
| 9:8 | GPIOA_DAT[1:0] | R | 00b | GPIOOA data readback <br> Readback value of GPIOOA when configured as a digital input or output. Reads back 00b when GPIOOA is configured as an analog input. <br> 00b $=$ Low (static low or PWM with a low period $>66.6 \%$ ) <br> $01 \mathrm{~b}=$ Weak low (PWM with a low period $\geq 50 \%$ but $\leq 66.6 \%$ ) <br> $10 \mathrm{~b}=$ Weak high (PWM with a high period $>50 \%$ but $\leq 66.6 \%$ ) <br> $11 \mathrm{~b}=$ High (static high or PWM with a high period $>66.6 \%$ ) |
| 7:4 | RESERVED | R | 0000b | Reserved <br> Always reads 0000b. |
| 3:2 | GPI1B_DAT[1:0] | R | 00b | GPIO1B data readback <br> Readback value of GPIO1B when configured as a digital input or output. Reads back 00b when GPIO1B is configured as an analog input. <br> $00 \mathrm{~b}=$ Low (static low or PWM with a low period $>66.6 \%$ ) <br> $01 \mathrm{~b}=$ Weak low (PWM with a low period $\geq 50 \%$ but $\leq 66.6 \%$ ) <br> $10 \mathrm{~b}=$ Weak high (PWM with a high period $>50 \%$ but $\leq 66.6 \%$ ) <br> $11 \mathrm{~b}=$ High (static high or PWM with a high period $>66.6 \%$ ) |
| 1:0 | GPIOB_DAT[1:0] | R | 00b | GPIOOB data readback <br> Readback value of GPIOOB when configured as a digital input or output. Reads back 00b when GPIOOB is configured as an analog input. <br> $00 \mathrm{~b}=$ Low (static low or PWM with a low period $>66.6 \%$ ) <br> $01 \mathrm{~b}=$ Weak low (PWM with a low period $\geq 50 \%$ but $\leq 66.6 \%$ ) <br> $10 \mathrm{~b}=$ Weak high (PWM with a high period $>50 \%$ but $\leq 66.6 \%$ ) <br> $11 \mathrm{~b}=$ High (static high or PWM with a high period $>66.6 \%$ ) |

### 8.6.1.10 CONVERSION_CTRL Register (Address = 09h) [Reset = 0000h]

Return to the Summary Table.
Figure 8-55. CONVERSION_CTRL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | STARTA | RESERVED | STARTB | RESERVED | STOPA | RESERVED | STOPB |
| R-Ob | R/W-0b | R-Ob | R/W-0b | R-Ob | R/W-Ob | R-Ob | R/W-0b |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | SEQ2A_START | RESERVED | SEQ2B_START | RESERVED | SEQ2A_STOP | RESERVED | SEQ2B_STOP |
| R-Ob | R/W-0b | R-Ob | R/W-0b | R-Ob | R/W-Ob | R-Ob | R/W-0b |

Table 8-36. CONVERSION_CTRL Register Field Descriptions

| Bit | Field | Type | Reset |  |
| :---: | :--- | :--- | :--- | :--- |
| 15 | RESERVED | R | Ob | Rescription <br> Reserved <br> Always reads 0b. |
| 14 | STARTA | R/W | Start or restart ADC1A and ADC3A conversions <br> Write 1b to start or restart simultaneous conversions of enabled ADC1A and ADC3A. <br> Always reads back Ob. |  |
| 13 | RESERVED | R | R | Reserved <br> Always reads 0b. |
| 12 | STARTB | RESERVED | R | R |

### 8.6.1.11 SEQ2A_STEP0_DATA Register (Address $=10 \mathrm{~h}$ ) [Reset $\boldsymbol{=} \mathbf{0 0 0 0 \mathrm { h }}$ ]

Return to the Summary Table.
Figure 8-56. SEQ2A_STEPO_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2A_STEP0_DAT[15:0] |  |  |  |  |
| 7 | 5 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2A_STEP0_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-37. SEQ2A_STEPO_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2A_STEP0_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2A sequence step 0 conversion data <br> Value provided in two's complement format. |

### 8.6.1.12 SEQ2A_STEP1_DATA Register (Address $=11 \mathrm{~h})$ [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-57. SEQ2A_STEP1_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2A_STEP1_DAT[15:0] |  |  |  |  |
| 7 | 5 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2A_STEP1_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-38. SEQ2A_STEP1_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2A_STEP1_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2A sequence step 1 conversion data <br> Value provided in two's complement format. |

### 8.6.1.13 SEQ2A_STEP2_DATA Register (Address $=12 \mathrm{~h})$ [Reset $\boldsymbol{=} \mathbf{0 0 0 0 \mathrm { h }}]$

Return to the Summary Table.
Figure 8-58. SEQ2A_STEP2_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2A_STEP2_DAT[15:0] |  |  |  |  |
| 7 | 5 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2A_STEP2_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-39. SEQ2A_STEP2_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2A_STEP2_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2A sequence step 2 conversion data <br> Value provided in two's complement format. |

### 8.6.1.14 SEQ2A_STEP3_DATA Register (Address $=13 \mathrm{~h}$ ) [Reset $=\mathbf{0 0 0 0 \mathrm { h }}$ ]

Return to the Summary Table.
Figure 8-59. SEQ2A_STEP3_DATA Register

| 15 | 14 | 13 | 12 | 11 | 9 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2A_STEP3_DAT[15:0] |  |  |  |  |
| 7 | 6 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  |  | SEQ2A_STEP3_DAT[15:0] |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-40. SEQ2A_STEP3_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2A_STEP3_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2A sequence step 3 conversion data <br> Value provided in two's complement format. |

### 8.6.1.15 SEQ2A_STEP4_DATA Register (Address $=14 \mathrm{~h})$ [Reset $\boldsymbol{=} \mathbf{0 0 0 0 \mathrm { h }}]$

Return to the Summary Table.
Figure 8-60. SEQ2A_STEP4_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2A_STEP4_DAT[15:0] |  |  |  |  |
| 7 | 5 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2A_STEP4_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-41. SEQ2A_STEP4_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2A_STEP4_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2A sequence step 4 conversion data <br> Value provided in two's complement format. |

### 8.6.1.16 SEQ2A_STEP5_DATA Register (Address $=15 \mathrm{~h}$ ) [Reset $=\mathbf{0 0 0 0 h}]$

Return to the Summary Table.
Figure 8-61. SEQ2A_STEP5_DATA Register

| 15 | 14 | 13 | 12 | 11 | 9 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2A_STEP5_DAT[15:0] |  |  |  |  |
| 7 | 6 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  |  | SEQ2A_STEP5_DAT[15:0] |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-42. SEQ2A_STEP5_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2A_STEP5_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2A sequence step 5 conversion data <br> Value provided in two's complement format. |

### 8.6.1.17 SEQ2A_STEP6_DATA Register (Address $\boldsymbol{= 1 6 h}$ ) [Reset $=\mathbf{0 0 0 0 h}]$

Return to the Summary Table.
Figure 8-62. SEQ2A_STEP6_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2A_STEP6_DAT[15:0] |  |  |  |  |
| 7 | 5 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2A_STEP6_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-43. SEQ2A_STEP6_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2A_STEP6_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2A sequence step 6 conversion data <br> Value provided in two's complement format. |

### 8.6.1.18 SEQ2A_STEP7_DATA Register (Address $=17 \mathrm{~h})$ [Reset $\boldsymbol{=} \mathbf{0 0 0 0 \mathrm { h }}]$

Return to the Summary Table.
Figure 8-63. SEQ2A_STEP7_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2A_STEP7_DAT[15:0] |  |  |  |  |
| 7 | 5 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2A_STEP7_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-44. SEQ2A_STEP7_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2A_STEP7_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2A sequence step 7 conversion data <br> Value provided in two's complement format. |

### 8.6.1.19 SEQ2A_STEP8_DATA Register (Address $=18 \mathrm{~h}$ ) [Reset $=\mathbf{0 0 0 0 \mathrm { h }}$ ]

Return to the Summary Table.
Figure 8-64. SEQ2A_STEP8_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2A_STEP8_DAT[15:0] |  |  |  |  |
| 7 | 6 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2A_STEP8_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-45. SEQ2A_STEP8_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2A_STEP8_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2A sequence step 8 conversion data <br> Value provided in two's complement format. |

### 8.6.1.20 SEQ2A_STEP9_DATA Register (Address $=19 \mathrm{~h}$ ) [Reset $=\mathbf{0 0 0 0 \mathrm { h }}$ ]

Return to the Summary Table.
Figure 8-65. SEQ2A_STEP9_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2A_STEP9_DAT[15:0] |  |  |  |  |
| 7 | 6 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  |  | SEQ2A_STEP9_DAT[15:0] |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-46. SEQ2A_STEP9_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2A_STEP9_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2A sequence step 9 conversion data <br> Value provided in two's complement format. |

### 8.6.1.21 SEQ2A_STEP10_DATA Register (Address $=1 \mathrm{Ah})$ [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-66. SEQ2A_STEP10_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2A_STEP10_DAT[15:0] |  |  |  |  |
| 7 | 6 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2A_STEP10_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-47. SEQ2A_STEP10_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2A_STEP10_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2A sequence step 10 conversion data <br> Value provided in two's complement format. |

### 8.6.1.22 SEQ2A_STEP11_DATA Register (Address $=1 \mathrm{Bh})$ [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-67. SEQ2A_STEP11_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2A_STEP11_DAT[15:0] |  |  |  |  |
| 7 | 6 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2A_STEP11_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-48. SEQ2A_STEP11_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2A_STEP11_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2A sequence step 11 conversion data <br> Value provided in two's complement format. |

### 8.6.1.23 SEQ2A_STEP12_DATA Register (Address $=1 \mathrm{Ch})$ [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-68. SEQ2A_STEP12_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2A_STEP12_DAT[15:0] |  |  |  |  |
| 7 | 6 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2A_STEP12_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-49. SEQ2A_STEP12_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 15:0 | SEQ2A_STEP12_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2A sequence step 12 conversion data <br> Value provided in two's complement format. |

### 8.6.1.24 SEQ2A_STEP13_DATA Register (Address $=1 \mathrm{Dh})$ [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-69. SEQ2A_STEP13_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2A_STEP13_DAT[15:0] |  |  |  |  |
| 7 | 5 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2A_STEP13_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-50. SEQ2A_STEP13_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 15:0 | SEQ2A_STEP13_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2A sequence step 13 conversion data <br> Value provided in two's complement format. |

### 8.6.1.25 SEQ2A_STEP14_DATA Register (Address $=1$ Eh) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-70. SEQ2A_STEP14_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2A_STEP14_DAT[15:0] |  |  |  |  |
| 7 | 6 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2A_STEP14_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-51. SEQ2A_STEP14_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 15:0 | SEQ2A_STEP14_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2A sequence step 14 conversion data <br> Value provided in two's complement format. |

### 8.6.1.26 SEQ2A_STEP15_DATA Register (Address $=1 \mathrm{Fh}$ ) [Reset $=\mathbf{0 0 0 0}$ ]

Return to the Summary Table.
Figure 8-71. SEQ2A_STEP15_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2A_STEP15_DAT[15:0] |  |  |  |  |
| 7 | 5 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2A_STEP15_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-52. SEQ2A_STEP15_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 15:0 | SEQ2A_STEP15_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2A sequence step 15 conversion data <br> Value provided in two's complement format. |

### 8.6.1.27 SEQ2B_STEP0_DATA Register (Address $\boldsymbol{=} \mathbf{2 0 h}$ ) [Reset $=\mathbf{0 0 0 0 h}]$

Return to the Summary Table.
Figure 8-72. SEQ2B_STEPO_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SEQ2B_STEP0_DAT[15:0] |  |  |  |  |  |  |  |
| R-0000000000000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SEQ2B_STEP0_DAT[15:0] |  |  |  |  |  |  |  |
| R-0000000000000000b |  |  |  |  |  |  |  |

Table 8-53. SEQ2B_STEP0_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2B_STEPO_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2B sequence step 0 conversion data <br> Value provided in two's complement format. |

### 8.6.1.28 SEQ2B_STEP1_DATA Register (Address $=\mathbf{2 1 h}$ ) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-73. SEQ2B_STEP1_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2B_STEP1_DAT[15:0] |  |  |  |  |
| 7 | 5 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2B_STEP1_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-54. SEQ2B_STEP1_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2B_STEP1_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2B sequence step 1 conversion data <br> Value provided in two's complement format. |

### 8.6.1.29 SEQ2B_STEP2_DATA Register $($ Address $=\mathbf{2 2 h})$ [Reset $=\mathbf{0 0 0 0 h}]$

Return to the Summary Table.
Figure 8-74. SEQ2B_STEP2_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SEQ2B_STEP2_DAT[15:0] |  |  |  |  |  |  |  |
| R-0000000000000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SEQ2B_STEP2_DAT[15:0] |  |  |  |  |  |  |  |
| R-0000000000000000b |  |  |  |  |  |  |  |

Table 8-55. SEQ2B_STEP2_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2B_STEP2_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2B sequence step 2 conversion data <br> Value provided in two's complement format. |

### 8.6.1.30 SEQ2B_STEP3_DATA Register (Address $\boldsymbol{=} \mathbf{2 3 h}$ ) [Reset $=\mathbf{0 0 0 0 h}$ ]

Return to the Summary Table.
Figure 8-75. SEQ2B_STEP3_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2B_STEP3_DAT[15:0] |  |  |  |  |
| 7 | 5 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2B_STEP3_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-56. SEQ2B_STEP3_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2B_STEP3_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2B sequence step 3 conversion data <br> Value provided in two's complement format. |

### 8.6.1.31 SEQ2B_STEP4_DATA Register (Address $=\mathbf{2 4 h}$ ) [Reset $\boldsymbol{=} \mathbf{0 0 0 0 h}]$

Return to the Summary Table.
Figure 8-76. SEQ2B_STEP4_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SEQ2B_STEP4_DAT[15:0] |  |  |  |  |  |  |  |
| R-0000000000000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SEQ2B_STEP4_DAT[15:0] |  |  |  |  |  |  |  |
| R-0000000000000000b |  |  |  |  |  |  |  |

Table 8-57. SEQ2B_STEP4_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2B_STEP4_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2B sequence step 4 conversion data <br> Value provided in two's complement format. |

### 8.6.1.32 SEQ2B_STEP5_DATA Register (Address $\boldsymbol{=} \mathbf{2 5 h}$ ) [Reset $=\mathbf{0 0 0 0 h}$ ]

Return to the Summary Table.
Figure 8-77. SEQ2B_STEP5_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2B_STEP5_DAT[15:0] |  |  |  |  |
| 7 | 5 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2B_STEP5_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-58. SEQ2B_STEP5_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2B_STEP5_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2B sequence step 5 conversion data <br> Value provided in two's complement format. |

### 8.6.1.33 SEQ2B_STEP6_DATA Register (Address $\boldsymbol{=} \mathbf{2 6 h}$ ) [Reset $=\mathbf{0 0 0 0 h}]$

Return to the Summary Table.
Figure 8-78. SEQ2B_STEP6_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2B_STEP6_DAT[15:0] |  |  |  |  |
| 7 | 5 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2B_STEP6_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-59. SEQ2B_STEP6_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2B_STEP6_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2B sequence step 6 conversion data <br> Value provided in two's complement format. |

### 8.6.1.34 SEQ2B_STEP7_DATA Register (Address $=\mathbf{2 7 h}$ ) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-79. SEQ2B_STEP7_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2B_STEP7_DAT[15:0] |  |  |  |  |
| 7 | 5 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2B_STEP7_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-60. SEQ2B_STEP7_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2B_STEP7_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2B sequence step 7 conversion data <br> Value provided in two's complement format. |

### 8.6.1.35 SEQ2B_STEP8_DATA Register (Address $\boldsymbol{=} \mathbf{2 8 h}$ ) [Reset $=\mathbf{0 0 0 0 h}]$

Return to the Summary Table.
Figure 8-80. SEQ2B_STEP8_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2B_STEP8_DAT[15:0] |  |  |  |  |
| 7 | 5 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2B_STEP8_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-61. SEQ2B_STEP8_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2B_STEP8_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2B sequence step 8 conversion data <br> Value provided in two's complement format. |

### 8.6.1.36 SEQ2B_STEP9_DATA Register (Address $=\mathbf{2 9 h}$ ) [Reset $=\mathbf{0 0 0 0}$ h]

Return to the Summary Table.
Figure 8-81. SEQ2B_STEP9_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2B_STEP9_DAT[15:0] |  |  |  |  |
| 7 | 6 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  |  | SEQ2B_STEP9_DAT[15:0] |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-62. SEQ2B_STEP9_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2B_STEP9_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2B sequence step 9 conversion data <br> Value provided in two's complement format. |

### 8.6.1.37 SEQ2B_STEP10_DATA Register (Address $=2 \mathrm{Ah})$ [Reset $=\mathbf{0 0 0 0}$ ]

Return to the Summary Table.
Figure 8-82. SEQ2B_STEP10_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2B_STEP10_DAT[15:0] |  |  |  |  |
| 7 | 6 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2B_STEP10_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-63. SEQ2B_STEP10_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2B_STEP10_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2B sequence step 10 conversion data <br> Value provided in two's complement format. |

### 8.6.1.38 SEQ2B_STEP11_DATA Register (Address $=\mathbf{2 B h})$ [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-83. SEQ2B_STEP11_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2B_STEP11_DAT[15:0] |  |  |  |  |
| 7 | 6 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2B_STEP11_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-64. SEQ2B_STEP11_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2B_STEP11_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2B sequence step 11 conversion data <br> Value provided in two's complement format. |

### 8.6.1.39 SEQ2B_STEP12_DATA Register (Address $=\mathbf{2 C h}$ ) [Reset $=\mathbf{0 0 0 0}$ ]

Return to the Summary Table.
Figure 8-84. SEQ2B_STEP12_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2B_STEP12_DAT[15:0] |  |  |  |  |
| 7 | 6 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2B_STEP12_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-65. SEQ2B_STEP12_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2B_STEP12_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2B sequence step 12 conversion data <br> Value provided in two's complement format. |

### 8.6.1.40 SEQ2B_STEP13_DATA Register (Address $=2 \mathrm{Dh})$ [Reset $=0000 \mathrm{~h}$ ]

Return to the Summary Table.
Figure 8-85. SEQ2B_STEP13_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2B_STEP13_DAT[15:0] |  |  |  |  |
| 7 | 5 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2B_STEP13_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-66. SEQ2B_STEP13_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2B_STEP13_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2B sequence step 13 conversion data <br> Value provided in two's complement format. |

### 8.6.1.41 SEQ2B_STEP14_DATA Register (Address $=2 \mathrm{Eh}$ ) [Reset $=\mathbf{0 0 0 0} \mathbf{h}$ ]

Return to the Summary Table.
Figure 8-86. SEQ2B_STEP14_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2B_STEP14_DAT[15:0] |  |  |  |  |
| 7 | 6 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2B_STEP14_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-67. SEQ2B_STEP14_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2B_STEP14_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2B sequence step 14 conversion data <br> Value provided in two's complement format. |

### 8.6.1.42 SEQ2B_STEP15_DATA Register (Address $=\mathbf{2 F h}$ ) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-87. SEQ2B_STEP15_DATA Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEQ2B_STEP15_DAT[15:0] |  |  |  |  |
| 7 | 5 | R-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | SEQ2B_STEP15_DAT[15:0] |  |  |  |  |  |
|  | R-0000000000000000b |  |  |  |  |  |

Table 8-68. SEQ2B_STEP15_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SEQ2B_STEP15_DAT[15:0] | R | 0000000000000 <br> 000 b | ADC2B sequence step 15 conversion data <br> Value provided in two's complement format. |

### 8.6.1.43 DEVICE_MONITOR_CFG Register (Address $=40 \mathrm{~h}$ ) [Reset $=0000 \mathrm{~h}$ ]

Return to the Summary Table.
Figure 8-88. DEVICE_MONITOR_CFG Register

| 15 | 14 | 13 | 12 | 11 | RESERVED | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { REG_MAP1_CRC_E } \\ \mathrm{N} \end{gathered}$ | CRC_TYPE | $\begin{gathered} \text { SCLK_COUNTER_E } \\ \mathrm{N} \end{gathered}$ | TIMEOUT_EN |  |  |  | FAULT_POL |
| R/W-0b | R/W-Ob | R/W-Ob | R/W-Ob |  | R-000b |  | R/W-Ob |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  |  | MHD_POL | MHD_CFG[1:0] |  |
| R-00000b |  |  |  |  | R/W-0b | R/W-00b |  |

Table 8-69. DEVICE_MONITOR_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | REG_MAP1_CRC_EN | R/W | 0b | Register map section 1 CRC enable <br> Enables the register map CRC for section 1 (register address space from 40 h to 59 h ). <br> Ob = Disabled <br> 1b = Enabled |
| 14 | CRC_TYPE | R/W | 0b | CRC type selection <br> Selects the CRC polynomial that is used for the SPI and register map CRC calculation. $\mathrm{Ob}=16 \text {-bit CCITT }$ $1 \mathrm{~b}=16 \text {-bit ANSI }$ |
| 13 | SCLK_COUNTER_EN | R/W | 0b | SCLK counter enable <br> Enables the SCLK counter. <br> Ob = Disabled <br> 1b = Enabled |
| 12 | TIMEOUT_EN | R/W | 0b | SPI timeout enable <br> Enables the SPI timeout. When enabled the timeout checks that a rising edge of CSn happens within $2^{14} \mathrm{t}_{\mathrm{OSCD}}$ cycles after a CSn falling edge. When a timeout occurs, the remainder of the SPI frame on SDI is ignored before the rising edge of CSn. A new SPI transaction starts at the next CSn falling edge. <br> 0b = Disabled <br> 1b = Enabled |
| 11:9 | RESERVED | R | 000b | Reserved <br> Always reads back 000b. |
| 8 | FAULT_POL | R/W | 0b | FAULT pin polarity selection <br> Selects the polarity of the FAULT pin. The actual output behavior of the GPIO2/FAULT pin, when configured as a FAULT output in the GPIO2_SRC bit, depends on the GPIO2_FMT setting. A FAULT is active when any of the non-masked STATUS_MSB[14:7] bits are active. $0 \mathrm{~b}=$ Active low. In case of a fault a logic low level is driven. <br> $1 \mathrm{~b}=$ Active high. In case of a fault a logic high level is driven. |
| 7:3 | RESERVED | R | 00000b | Reserved <br> Always reads back 00000b. |
| 2 | MHD_POL | R/W | 0b | Missing host detection fault pin polarity selection <br> Selects the polarity of the MHD pin. The actual output behavior of the GPIOO/MHD pin, when configured as an MHD output in the GPIOO_SRC bit, depends on the GPIOO_FMT setting. <br> $0 \mathrm{~b}=$ Active low. In case of a fault a logic low level is driven. <br> $1 \mathrm{~b}=$ Active high. In case of a fault a logic high level is driven. |
| 1:0 | MHD_CFG[1:0] | R/W | 00b | Missing host detection configuration <br> Detects when the host is not communicating with the device anymore. A watchdog timer checks the time between two valid commands with a valid CRC. If a valid command with a valid CRC is not received within the watchdog time window, the host is considered missing. When the watchdog times out, the GPIOO/MHD pin is set to active. To use the missing host detection mode, configure the GPIOO/MHD pin as an output using the GPIOO_DIR bit and the source for missing host detection mode using the GPIOO_SRC bit. To reset the GPIOO/MHD output after a missing host was detected, disable the missing host detection mode by setting MHD_CFG $=00 \mathrm{~b}$. $00 \mathrm{~b}=\text { Disabled }$ <br> $01 \mathrm{~b}=5120 \times \mathrm{t}_{\mathrm{OSCD}}\left(=0.625 \mathrm{~ms}\right.$ for $\left.\mathrm{f}_{\mathrm{OSCD}}=8.192 \mathrm{MHz}\right)$ <br> $10 \mathrm{~b}=10240 \times \mathrm{t}_{\mathrm{OSCD}}\left(=1.25 \mathrm{~ms}\right.$ for $\mathrm{f}_{\mathrm{OSCD}}=8.192 \mathrm{MHz}$ ) <br> $11 \mathrm{~b}=20480 \times \mathrm{t}_{\mathrm{OSCD}}\left(=2.5 \mathrm{~ms}\right.$ for $\left.\mathrm{f}_{\mathrm{OSCD}}=8.192 \mathrm{MHz}\right)$ |

### 8.6.1.44 SUPPLY_MONITOR_CFG1 Register (Address $=41 \mathrm{~h}$ ) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-89. SUPPLY_MONITOR_CFG1 Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AVDD_OV_EN | AVDD_UV_EN | IOVDD_OV_EN | IOVDD_UV_EN | DVDD_OV_EN | DVDD_UV_EN | AVDD_OSC_EN | IOVDD_OSC_EN |
| R/W-Ob | R/W-Ob | R/W-0b | R/W-0b | R/W-0b | R/W-0b | R/W-0b | R/W-0b |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DVDD_OSC_EN | AVDD_OTW_EN | IOVDD_OTW_EN | AVDD_CL_EN | IOVDD_CL_EN | AGNDA_DISC_EN | AGNDB_DISC_EN | DGND_DISC_EN |
| R/W-Ob | R/W-Ob | R/W-Ob | R/W-Ob | R/W-Ob | R/W-Ob | R/W-0b | R/W-Ob |

Table 8-70. SUPPLY_MONITOR_CFG1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | AVDD_OV_EN | R/W | 0b | AVDD LDO overvoltage monitor enable Enables the AVDD LDO output overvoltage monitor. <br> Ob = Disabled <br> 1b = Enabled |
| 14 | AVDD_UV_EN | R/W | 0b | AVDD LDO undervoltage monitor enable Enables the AVDD LDO output undervoltage monitor. <br> Ob = Disabled <br> 1b = Enabled |
| 13 | IOVDD_OV_EN | R/W | 0b | IOVDD LDO overvoltage monitor enable Enables the IOVDD LDO output overvoltage monitor. <br> Ob = Disabled <br> 1b = Enabled |
| 12 | IOVDD_UV_EN | R/W | 0b | IOVDD LDO undervoltage monitor enable Enables the IOVDD LDO output undervoltage monitor. <br> $\mathrm{Ob}=$ Disabled <br> 1b = Enabled |
| 11 | DVDD_OV_EN | R/W | 0b | DVDD LDO overvoltage monitor enable Enables the DVDD LDO output overvoltage monitor. $0 \mathrm{~b}=\text { Disabled }$ $1 \mathrm{~b}=\text { Enabled }$ |
| 10 | DVDD_UV_EN | R/W | 0b | DVDD LDO undervoltage monitor enable <br> Enables the DVDD LDO output undervoltage monitor. <br> Ob = Disabled <br> 1b = Enabled |
| 9 | AVDD_OSC_EN | R/W | 0b | AVDD LDO oscillation monitor enable Enables the AVDD LDO output oscillation monitor. <br> Ob = Disabled <br> 1b = Enabled |
| 8 | IOVDD_OSC_EN | R/W | 0b | IOVDD LDO oscillation monitor enable Enables the IOVDD LDO output oscillation monitor. <br> Ob = Disabled <br> 1b = Enabled |
| 7 | DVDD_OSC_EN | R/W | Ob | DVDD LDO oscillation monitor enable <br> Enables the DVDD LDO output oscillation monitor. <br> Ob = Disabled <br> $1 \mathrm{~b}=$ Enabled |
| 6 | AVDD_OTW_EN | R/W | 0b | AVDD LDO overtemperature warning monitor enable Enables the AVDD LDO overtemperature warning monitor. <br> Ob = Disabled <br> 1b = Enabled |
| 5 | IOVDD_OTW_EN | R/W | Ob | IOVDD LDO overtemperature warning monitor enable Enables the IOVDD LDO overtemperature warning monitor. $\mathrm{Ob}=\text { Disabled }$ $1 \mathrm{~b}=\text { Enabled }$ |
| 4 | AVDD_CL_EN | R/W | 0b | AVDD LDO current limit enable Enables the AVDD LDO current limit. Ob = Disabled 1b = Enabled |
| 3 | IOVDD_CL_EN | R/W | 0b | IOVDD LDO current limit enable Enables the IOVDD LDO current limit. <br> Ob = Disabled <br> 1b = Enabled |
| 2 | AGNDA_DISC_EN | R/W | 0b | AGNDA disconnect monitor enable Enables the AGNDA disconnect monitor. <br> Ob = Disabled <br> 1b = Enabled |
| 1 | AGNDB_DISC_EN | R/W | 0b | AGNDB disconnect monitor enable Enables the AGNDB disconnect monitor. Ob = Disabled 1b = Enabled |

Table 8-70. SUPPLY_MONITOR_CFG1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 0 | DGND_DISC_EN | R/W | 0 b | DGND disconnect monitor enable <br> Enables the DGND disconnect monitor. <br> Ob $=$ Disabled <br> $1 \mathrm{~b}=$ Enabled |

### 8.6.1.45 SUPPLY_MONITOR_CFG2 Register (Address $=42 \mathrm{~h}$ ) [Reset $=$ 10F0h]

Return to the Summary Table.
Figure 8-90. SUPPLY_MONITOR_CFG2 Register

| 15 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | IOVDD_OV_TH | IOVDD_UV_TH | RESERVED |  |  |  |
| R-00b | R/W-Ob | R/W-1b |  | R-0000b |  |  |
| 7 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| AVDD_OTW_CFG[1:0] | IOVDD_OTW_CFG[1:0] |  | RESERVED |  |  |  |
| R/W-11b | R/W-11b |  | R-0000b |  |  |  |

Table 8-71. SUPPLY_MONITOR_CFG2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15:14 | RESERVED | R | 00b | Reserved <br> Always reads back 00b. |
| 13 | IOVDD_OV_TH | R/W | 0b | IOVDD overvoltage threshold selection <br> Selects the threshold for the IOVDD LDO output overvoltage monitor. $\begin{aligned} & 0 \mathrm{~b}=5.7 \mathrm{~V} \\ & 1 \mathrm{~b}=3.9 \mathrm{~V} \end{aligned}$ |
| 12 | IOVDD_UV_TH | R/W | 1b | IOVDD undervoltage threshold selection <br> Selects the threshold for the IOVDD LDO output undervoltage monitor. $\begin{aligned} & 0 \mathrm{~b}=4.3 \mathrm{~V} \\ & 1 \mathrm{~b}=2.95 \mathrm{~V} \end{aligned}$ |
| 11:8 | RESERVED | R | 0000b | Reserved <br> Always reads back 0000b. |
| 7:6 | AVDD_OTW_CFG[1:0] | R/W | 11b | AVDD LDO overtemperature warning threshold selection Selects the threshold for AVDD LDO overtemperature warning. 00b = \#dash<deg\#C $01 \mathrm{~b}=100^{\circ} \mathrm{C}$ $10 \mathrm{~b}=120^{\circ} \mathrm{C}$ $11 \mathrm{~b}=140^{\circ} \mathrm{C}$ |
| 5:4 | IOVDD_OTW_CFG[1:0] | R/W | 11b | IOVDD LDO overtemperature warning threshold selection Selects the threshold for IOVDD LDO overtemperature warning. <br> 00b = \#dash<deg\#C <br> $01 \mathrm{~b}=100^{\circ} \mathrm{C}$ <br> $10 \mathrm{~b}=120^{\circ} \mathrm{C}$ <br> $11 \mathrm{~b}=140^{\circ} \mathrm{C}$ |
| 3:0 | RESERVED | R | 0000b | Reserved <br> Always reads back 0000b. |

### 8.6.1.46 CLOCK_MONITOR_CFG Register (Address $=43 \mathrm{~h}$ ) [Reset $=\mathbf{0 0 0 0 \mathrm { h }}$ ]

Return to the Summary Table.
Figure 8-91. CLOCK_MONITOR_CFG Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | RESERVED |  |  |  | RESERVED |  |
| R/W-000000b |  |  |  |  |  | R-0000000b |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  |  | MCLK_MON_EN | OSCD_WD_EN | MCLK_WD_EN |
| R-0000000b |  |  |  |  | R/W-Ob | R/W-Ob | R/W-0b |

Table 8-72. CLOCK_MONITOR_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 10$ | RESERVED | R/W | 000000 b | Reserved <br> Always write 0000000b. |
| $9: 3$ | RESERVED | R | 0000000 b | Reserved <br> Always reads back 0000000b. |
| 2 | MCLK_MON_EN | R/W | 0 b | MCLK monitor enable <br> Enables the main clock frequency monitor. <br> ob = Disabled <br> $1 \mathrm{~b}=$ Enabled |
| 1 | OSCD_WD_EN | R/W | 0 b | Diagnostic oscillator watchdog enable <br> Enables the diagnostic oscillator watchdog. <br> ob = Disabled <br> 1b = Enabled |
| 0 | MCLK_WD_EN | R/W | 0b | Main clock watchdog enable <br> Enables the main clock watchdog. <br> 0b = Disabled <br> 1b = Enabled |

### 8.6.1.47 SUPPLY_MONITOR_DIAGNOSTIC_CFG Register (Address = 44h) [Reset = 0000h]

Return to the Summary Table.
Figure 8-92. SUPPLY_MONITOR_DIAGNOSTIC_CFG Register

| 15 | 14 | 1312 |  | 1110 |  | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AVDD_OV_DIAG_EN | AVDD_UV_DIAG_EN | $\underset{\mathrm{N}}{\mathrm{IOVDD} \text { _OV_DIAG_E }}$ | $\underset{\mathrm{N}}{\text { IOVDD_UV_DIAG_E }}$ | $\underset{N}{\text { DVDD_OV_DIAG_E }}$ | $\mathrm{DVDD}_{-} \text {UV_DIAG_E }$ | $\underset{\mathrm{N}}{\mathrm{AVDD} \text { _OSC_E }}$ | $\underset{\text { EN }}{\text { IOVDD_OSC_DIAG_ }}$ |
| R/W-0b | R/W-Ob | R/W-0b | R/W-0b | R/W-0b | R/W-0b | R/W-Ob | R/W-0b |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $\underset{\text { EN_DIAG_ }}{\substack{\text { DVDD_OSS }}}$ | RESERVED |  |  |  | $\underset{\substack{\text { AGNDA_DISC_DIAG }}}{\text { _EN }}$ | $\underset{\text { AGNDB_DISC_DIAG }}{\substack{\text { _EN }}}$ | $\underset{\text { EN }}{\text { DGND_DIAG_ }}$ |
| R/W-0b | R-0000b |  |  |  | R/W-Ob | R/W-Ob | R/W-0b |

Table 8-73. SUPPLY_MONITOR_DIAGNOSTIC_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | AVDD_OV_DIAG_EN | R/W | 0b | AVDD LDO overvoltage monitor diagnostic enable <br> Enables the AVDD LDO output overvoltage monitor diagnostic. AVDD_OV_EN must be set for the diagnostic to work. The AVDD_OVn fault flag sets within $\left.\mathrm{t}_{\mathrm{p}\left(A V D D \_\right.} \mathrm{ov}\right)$ when the diagnostic completed successfully. <br> Ob = Disabled <br> 1b = Enabled |
| 14 | AVDD_UV_DIAG_EN | R/W | 0b | AVDD LDO undervoltage monitor diagnostic enable <br> Enables the AVDD LDO output undervoltage monitor diagnostic. AVDD_UV_EN must be set for the diagnostic to work. The AVDD_UVn fault flag sets within $\left.\mathrm{t}_{\mathrm{p}\left(A V D D_{-}\right.} \mathrm{UV}\right)$ when the diagnostic completed successfully. <br> Ob = Disabled <br> 1b = Enabled |
| 13 | IOVDD_OV_DIAG_EN | R/W | 0b | IOVDD LDO overvoltage monitor diagnostic enable <br> Enables the IOVDD LDO output overvoltage monitor diagnostic. IOVDD_OV_EN must be set for the diagnostic to work. The IOVDD_OVn fault flag sets within $\mathrm{t}_{\mathrm{p}\left(I O v D D . \_\mathrm{Ov}\right)}$ when the diagnostic completed successfully. <br> Ob = Disabled <br> 1b = Enabled |
| 12 | IOVDD_UV_DIAG_EN | R/W | 0b | IOVDD LDO undervoltage monitor diagnostic enable <br> Enables the IOVDD LDO output undervoltage monitor diagnostic. IOVDD_UV_EN must be set for the diagnostic to work. The IOVDD_UVn fault flag sets within $\mathrm{t}_{\text {p(IOVDD_uv) }}$ when the diagnostic completed successfully. <br> Ob = Disabled <br> 1b = Enabled |
| 11 | DVDD_OV_DIAG_EN | R/W | 0b | DVDD LDO overvoltage monitor diagnostic enable <br> Enables the DVDD LDO output overvoltage monitor diagnostic. DVDD_OV_EN must be set for the diagnostic to work. The DVDD_OVn fault flag sets within $\mathrm{t}_{\mathrm{p}\left(\mathrm{DVDD} \_ \text {_ov) }\right.}$ when the diagnostic completed successfully. <br> Ob = Disabled <br> 1b = Enabled |
| 10 | DVDD_UV_DIAG_EN | R/W | 0b | DVDD LDO undervoltage monitor diagnostic enable <br> Enables the DVDD LDO output undervoltage monitor diagnostic. DVDD_UV_EN must be set for the diagnostic to work. The DVDD_UVn fault flag sets within $\mathrm{t}_{\mathrm{p}(\text { (VVD__UV) }}$ when the diagnostic completed successfully. <br> Ob = Disabled <br> 1b = Enabled |
| 9 | AVDD_OSC_DIAG_EN | R/W | 0b | AVDD LDO oscillation monitor diagnostic enable <br> Enables the AVDD LDO output oscillation monitor diagnostic. AVDD_OSC_EN must be set for the diagnostic to work. The AVDD_OSCn fault flag sets within $\mathrm{t}_{\mathrm{p}(\text { AVDD_OSC })}$ when the diagnostic completed successfully. <br> $\mathrm{Ob}=$ Disabled <br> 1b = Enabled |
| 8 | IOVDD_OSC_DIAG_EN | R/W | 0b | IOVDD LDO oscillation monitor diagnostic enable <br> Enables the IOVDD LDO output oscillation monitor diagnostic. IOVDD_OSC_EN must be set for the diagnostic to work. The IOVDD_OSCn fault flag sets within $\mathrm{t}_{\text {p(IOVDD_OSC) }}$ when the diagnostic completed successfully. <br> $\mathrm{Ob}=$ Disabled <br> 1b = Enabled |
| 7 | DVDD_OSC_DIAG_EN | R/W | 0b | DVDD LDO oscillation monitor diagnostic enable <br> Enables the DVDD LDO output oscillation monitor diagnostic. DVDD_OSC_EN must be set for the diagnostic to work. The DVDD_OSCn fault flag sets within $\mathrm{t}_{\mathrm{p}\left(\mathrm{DVDD} \_ \text {_OSC) }\right.}$ when the diagnostic completed successfully. <br> Ob = Disabled <br> 1b = Enabled |
| 6:3 | RESERVED | R | 0000b | Reserved <br> Always reads back 0000b. |

Table 8-73. SUPPLY_MONITOR_DIAGNOSTIC_CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 2 | AGNDA_DISC_DIAG_EN | R/W | Ob | AGNDA disconnect monitor diagnostic enable <br> Enables the AGNDA disconnect monitor diagnostic. AGNDA_DISC_EN must be set for the diagnostic to work. The AGNDA_DISCn fault flag sets within $\mathrm{t}_{\text {p(AGNDA_OPEN) }}$ when the diagnostic completed successfully. $\mathrm{Ob}=\text { Disabled }$ 1b = Enabled |
| 1 | AGNDB_DISC_DIAG_EN | R/W | Ob | AGNDB disconnect monitor diagnostic enable <br> Enables the AGNDB disconnect monitor diagnostic. AGNDB_DISC_EN must be set for the diagnostic to work. The AGNDB_DISCn fault flag sets within $\mathrm{t}_{\mathrm{p}(\text { AGNDB_OPEN })}$ when the diagnostic completed successfully. Ob = Disabled 1b = Enabled |
| 0 | DGND_DISC_DIAG_EN | R/W | Ob | DGND disconnect monitor diagnostic enable <br> Enables the DGND disconnect monitor diagnostic. DGND_DISC_EN must be set for the diagnostic to work. The DGND_DISCn fault flag sets within $\mathrm{t}_{\mathrm{p} \text { (DGND_OPEN) }}$ when the diagnostic completed successfully. $0 \mathrm{~b}=\text { Disabled }$ <br> 1b = Enabled |

### 8.6.1.48 CLOCK_MONITOR_DIAGNOSTIC_CFG Register (Address = 45h) [Reset = 0000h]

Return to the Summary Table.
Figure 8-93. CLOCK_MONITOR_DIAGNOSTIC_CFG Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPARE[11:0] |  |  |  |  |  |  |  |
| R/W-000000000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  | MCLK_HI_DIAG_EN | MCLK_LO_DIAG_EN | OSCD_WD_DIAG_E | MCLK_WD_DIAG_E $_{N}$ |
| R/W-000000000000b |  |  |  | R/W-0b | R/W-Ob | R/W-Ob | R/W-Ob |

Table 8-74. CLOCK_MONITOR_DIAGNOSTIC_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15:4 | SPARE[11:0] | R/W | 000000000000b | Spare bits <br> Provided as R/W bits as a means to check the register map section 1 CRC. Bit settings have no effect. |
| 3 | MCLK_HI_DIAG_EN | R/W | 0b | MCLK frequency too high monitor diagnostic enable <br> Enables the main clock frequency too high monitor diagnostic. MCLK_MON_EN must be set for the diagnostic to work. The MCLK_FAULTn fault flag sets within $\mathrm{t}_{\mathrm{p} \text { (MCLK_FAULT) }}$ when the diagnostic completed successfully. Do not enable the MCLK_LO_DIAG_EN at the same time. Execute the MCLK_HI_DIAG_EN and MCLK_LO_DIAG_EN sequentially. <br> Ob = Disabled <br> 1b = Enabled |
| 2 | MCLK_LO_DIAG_EN | R/W | 0b | MCLK frequency too low monitor diagnostic enable <br> Enables the main clock frequency too low monitor diagnostic. MCLK_MON_EN must be set for the diagnostic to work. The MCLK_FAULTn fault flag sets within $t_{p(M C L K ~ F A U L T) ~}$ when the diagnostic completed successfully. Do not enable the MCLK_HI_DIAG_EN at the same time. Execute the MCLK_HI_DIAG_EN and MCLK_LO_DIAG_EN sequentially. <br> Ob = Disabled <br> 1b = Enabled |
| 1 | OSCD_WD_DIAG_EN | R/W | 0b | Diagnostic oscillator watchdog diagnostic enable <br> Enables the diagnostic oscillator watchdog diagnostic. OSCD_WD_EN must be set for the diagnostic to work. The OSCD_WDn fault flag sets within $\mathrm{t}_{\mathrm{p}(\mathrm{OSCD}}$ _wD) when the diagnostic completed successfully. <br> Ob = Disabled <br> 1b = Enabled |
| 0 | MCLK_WD_DIAG_EN | R/W | 0b | Main clock watchdog diagnostic enable <br> Enables the main clock watchdog diagnostic. MCLK_WD_EN must be set for the diagnostic to work. The MCLK_WDn fault flag sets within $\mathrm{t}_{\mathrm{p} \text { (MCLK_wD) }}$ when the diagnostic completed successfully. <br> $0 \mathrm{~b}=$ Disabled <br> 1b = Enabled |

### 8.6.1.49 DIGITAL_MONITOR_DIAGNOSTIC_CFG Register (Address $=\mathbf{4 6 h}$ ) [Reset $=\mathbf{0 0 0 0 h}]$

Return to the Summary Table.
Figure 8-94. DIGITAL_MONITOR_DIAGNOSTIC_CFG Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED |  |  |  |  |  | MEM_MAP_CRC_DIAG[1:0] |  |
| R-000000b |  |  |  |  |  | R/W-00b |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  |  | GPIOA_DIAG_EN | GPIOB_DIAG_EN | GPIO_DIAG_EN |
| R-00000b |  |  |  |  | R/W-Ob | R/W-Ob | R/W-Ob |

Table 8-75. DIGITAL_MONITOR_DIAGNOSTIC_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15:10 | RESERVED | R | 000000b | Reserved <br> Always reads back 000000b. |
| 9:8 | MEM_MAP_CRC_DIAG[1:0] | R/W | 00b | Memory map CRC diagnostic bit pattern selection Selects the bit pattern to use for the memory map CRC diagnostic. The MEM_MAP_CRC_FAULTn fault flag sets within $t_{\text {p(MEM_MAP_CRC) }}$ when the diagnostic completed successfully. Any of the three available bit patterns can be used for the diagnostic. <br> 00b = Disabled <br> 01b = Pattern 1 <br> 10b = Pattern 2 <br> 11b $=$ Pattern 3 |
| 7:3 | RESERVED | R | 00000b | Reserved <br> Always reads back 00000b. |
| 2 | GPIOA_DIAG_EN | R/W | Ob | GPIOA readback diagnostic enable Inverts the readback value of the GPIxA_DAT[1:0] bits if GPIOxA_DIR is configured as a digital output. <br> 0b = Disabled <br> 1b = Enabled |
| 1 | GPIOB_DIAG_EN | R/W | Ob | GPIOB readback diagnostic enable <br> Inverts the readback value of the GPIxB_DAT[1:0] bits if GPIOxB_DIR is configured as a digital output. <br> Ob = Disabled <br> 1b = Enabled |
| 0 | GPIO_DIAG_EN | R/W | Ob | ```GPIO readback diagnostic enable Inverts the readback value of the GPIx_DAT[1:0] bits if GPIOx_DIR is configured as a digital output. Ob = Disabled 1b = Enabled``` |

### 8.6.1.50 SUPPLY_FAULT_MASK Register (Address $=47 \mathrm{~h}$ ) [Reset $=0000 \mathrm{~h}]$

## Return to the Summary Table.

Figure 8-95. SUPPLY_FAULT_MASK Register


Table 8-76. SUPPLY_FAULT_MASK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | AVDD_OV_MASK | R/W | Ob | AVDD overvoltage fault flag mask <br> Masks the AVDD overvoltage fault flag (AVDD_OVn) from triggering the SUPPLY_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |
| 14 | AVDD_UV_MASK | R/W | Ob | AVDD undervoltage fault flag mask <br> Masks the AVDD undervoltage fault flag (AVDD_UVn) from triggering the SUPPLY_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |
| 13 | IOVDD_OV_MASK | R/W | Ob | IOVDD overvoltage fault flag mask <br> Masks the IOVDD overvoltage fault flag (IOVDD_OVn) from triggering the SUPPLY_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |
| 12 | IOVDD_UV_MASK | R/W | Ob | IOVDD undervoltage fault flag mask <br> Masks the IOVDD undervoltage fault flag (IOVDD_UVn) from triggering the SUPPLY_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |
| 11 | DVDD_OV_MASK | R/W | Ob | DVDD overvoltage fault flag mask <br> Masks the DVDD overvoltage fault flag (DVDD_OVn) from triggering the SUPPLY_FAULTn flag in the STATUS_MSB register. <br> 0b = Unmasked <br> 1b = Masked |
| 10 | DVDD_UV_MASK | R/W | Ob | DVDD undervoltage fault flag mask <br> Masks the DVDD undervoltage fault flag (DVDD_UVn) from triggering the SUPPLY_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |
| 9 | AVDD_OSC_MASK | R/W | Ob | AVDD oscillation fault flag mask <br> Masks the AVDD oscillation fault flag (AVDD_OSCn) from triggering the SUPPLY_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |
| 8 | IOVDD_OSC_MASK | R/W | Ob | IOVDD oscillation fault flag mask <br> Masks the IOVDD oscillation fault flag (IOVDD_OSCn) from triggering the SUPPLY_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> $1 b=$ Masked |
| 7 | DVDD_OSC_MASK | R/W | Ob | DVDD oscillation fault flag mask <br> Masks the DVDD oscillation fault flag (DVDD_OSCn) from triggering the SUPPLY_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |
| 6 | AVDD_OTW_MASK | R/W | Ob | AVDD overtemperature warning flag mask <br> Masks the AVDD LDO overtemperature warning flag (AVDD_OTWn) from triggering the SUPPLY_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |
| 5 | IOVDD_OTW_MASK | R/W | Ob | IOVDD overtemperature warning flag mask <br> Masks the IOVDD LDO overtemperature warning flag (IOVDD_OTWn) from triggering the SUPPLY_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |
| 4 | AVDD_CL_MASK | R/W | Ob | AVDD current limit flag mask <br> Masks the AVDD LDO current limit flag (AVDD_CLn) from triggering the SUPPLY_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |

Table 8-76. SUPPLY_FAULT_MASK Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 3 | IOVDD_CL_MASK | R/W | 0b | IOVDD current limit flag mask Masks the IOVDD LDO current limit flag (IOVDD_CLn) from triggering the SUPPLY_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |
| 2 | AGNDA_DISC_MASK | R/W | Ob | AGNDA pin disconnect detection flag mask Masks the AGNDA pin disconnect detection flag (AGNDA_DISCn) from triggering the SUPPLY_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |
| 1 | AGNDB_DISC_MASK | R/W | Ob | AGNDB pin disconnect detection flag mask Masks the AGNDB pin disconnect detection flag (AGNDB_DISCn) from triggering the SUPPLY_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |
| 0 | DGND_DISC_MASK | R/W | Ob | DGND pin disconnect detection flag mask Masks the DGND pin disconnect detection flag (DGND_DISCn) from triggering the SUPPLY_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |

### 8.6.1.51 CLOCK_FAULT_MASK Register (Address $=48 \mathrm{~h})$ [Reset $=\mathbf{0 0 0 0 h}]$

Return to the Summary Table.
Figure 8-96. CLOCK_FAULT_MASK Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED |  |  |  |  |  | RESERVED |  |
| R/W-000000b |  |  |  |  |  | R-0000000b |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  | RESERVED |  |  | $\underset{\mathrm{K}}{\text { MCLK_FAULT_MAS }}$ | OSCD_WD_MASK | MCLK_WD_MASK |
| R-0000000b |  |  |  |  | R/W-Ob | R/W-Ob | R/W-Ob |

Table 8-77. CLOCK_FAULT_MASK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 10$ | RESERVED | R/W | 000000 b | Reserved <br> Always write 0000000b. |
| $9: 3$ | RESERVED | R | Ro000000 | Reserved <br> Always reads back 00000000b. |
| 2 | MCLK_FAULT_MASK | R/W | MCLK frequency too high or too low fault flag mask <br> Masks the MCLK frequency too high or too low fault flag (MCLK_FAULTn) from triggering <br> the CLOCK_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |  |
| 1 | OSCD_WD_MASK | R/W | $0 b$ | Diagnostic oscillator watchdog fault flag mask <br> Masks the diagnostic oscillator watchdog fault flag (OSCD_WDn) from triggering the <br> CLOCK_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |
| 0 | MCLK_WD_MASK | R/W | Main clock watchdog fault flag mask <br> Masks the main clock watchdog fault flag (MCLK_WDn) from triggering the <br> CLOCK_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |  |

### 8.6.1.52 DIGITAL_FAULT_MASK Register (Address $=49 \mathrm{~h})$ [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-97. DIGITAL_FAULT_MASK Register

| 15 | 1413 |  | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REG_MAP1_CRC_F AULT_MASK | REG_MAP2_CRC_F AULT_MASK | REG_MAP3_CRC_F AULT_MASK | RESERVED | MEM_MAP_CRC_FA ULT_MASK | RESERVED |  |  |
| R/W-0b | R/W-0b | R/W-Ob | R-Ob | R/W-0b | R-00000000000b |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  |  |  |  |  |
| R-00000000000b |  |  |  |  |  |  |  |

Table 8-78. DIGITAL_FAULT_MASK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | REG_MAP1_CRC_FAULT_MASK | R/W | Ob | Register map section 1 CRC fault flag mask <br> Masks the register map section 1 CRC fault flag (REG_MAP1_CRC_FAULTn) from triggering the DIGITAL_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |
| 14 | REG_MAP2_CRC_FAULT_MASK | R/W | Ob | Register map section 2 CRC fault flag mask <br> Masks the register map section 2 CRC fault flag (REG_MAP2_CRC_FAULTn) from triggering the DIGITAL_FAULTn flag in the STATUS_MSB register. <br> 0b = Unmasked <br> 1b = Masked |
| 13 | REG_MAP3_CRC_FAULT_MASK | R/W | Ob | Register map section 3 CRC fault flag mask <br> Masks the register map section 3 CRC fault flag (REG_MAP3_CRC_FAULTn) from triggering the DIGITAL_FAULTn flag in the STATUS_MSB register. <br> $\mathrm{Ob}=$ Unmasked <br> 1b = Masked |
| 12 | RESERVED | R | Ob | Reserved <br> Always reads back 0b. |
| 11 | MEM_MAP_CRC_FAULT_MASK | R/W | Ob | Memory map CRC fault flag mask <br> Masks the memory map CRC fault flag (MEM_MAP_CRC_FAULTn) from triggering the DIGITAL_FAULTn flag in the STATUS_MSB register. $\mathrm{ob}=\text { Unmasked }$ 1b = Masked |
| 10:0 | RESERVED | R | 00000000000b | Reserved <br> Always reads back 00000000000b. |

### 8.6.1.53 OCC_FAULT_MASK Register (Address = 4Ah) [Reset = 0000h]

Return to the Summary Table.
Figure 8-98. OCC_FAULT_MASK Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED |  |  |  |  |  |  |  |
| R-000000000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  | OCCA_HT_MASK | OCCA_LT_MASK | OCCB_HT_MASK | OCCB_LT_MASK |
| R-000000000000b |  |  |  | R/W-Ob | R/W-Ob | R/W-Ob | R/W-Ob |

Table 8-79. OCC_FAULT_MASK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 4$ | RESERVED | R | 000000000000b | Reserved <br> Always reads back 0000000000000b. |
| 3 | OCCA_HT_MASK | R/W | ADC1A overcurrent comparator high threshold fault flag mask <br> Masks the ADC1A overcurrent comparator high threshold fault flag (OCCA_HTn) from <br> triggering the OCC_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |  |
| 2 | OCCA_LT_MASK | R/W | 0b | ADC1A overcurrent comparator low threshold fault flag mask <br> Masks the ADC1A overcurrent comparator low threshold fault flag (OCCA_LTn) from <br> triggering the OCC_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |
| 1 | OCCB_HT_MASK | R/W | 0b | ADC1B overcurrent comparator high threshold fault flag mask <br> Masks the ADC1B overcurrent comparator high threshold fault flag (OCCB_HTn) from <br> triggering the OCC_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |
| 0 | OCCB_LT_MASK | R/W | ADC1B overcurrent comparator low threshold fault flag mask <br> Masks the ADC1B overcurrent comparator low threshold fault flag (OCCB_LTn) from <br> triggering the OCC_FAULTn flag in the STATUS_MSB register. <br> Ob = Unmasked <br> 1b = Masked |  |

### 8.6.1.54 FAULT_PIN_MASK Register (Address = 4Bh) [Reset $=0780 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-99. FAULT_PIN_MASK Register

| 15 | 1413 |  | 1211 |  | 10 |  | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | SUPPLY_FAULT_MA | $\begin{gathered} \text { CLOCK_FAULT_MA } \\ \text { SK } \end{gathered}$ | $\begin{array}{\|c} \hline \text { DIGITAL_FAULT_MA } \\ \text { SK } \end{array}$ | OCC_FAULT_MASK | $\underset{\text { ASK_ }}{\text { SPI_CR }}$ | $\underset{\text { K }}{\text { SPI_TIMEOUT_MAS }}$ | SCLK_COUNT_FAU <br> LT_MASK |
| R-Ob | R/W-0b | R/W-0b | R/W-0b | R/W-0b | R/W-1b | R/W-1b | R/W-1b |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $\underset{\text { RT_MASK_ }}{\text { REGUU }}$ | RESERVED |  |  |  |  |  |  |
| R/W-1b | R-0000000b |  |  |  |  |  |  |

Table 8-80. FAULT_PIN_MASK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | RESERVED | R | 0b | Reserved <br> Always reads back 0b. |
| 14 | SUPPLY_FAULT_MASK | R/W | 0b | Supply fault flag mask <br> Masks the supply fault flag (SUPPLY_FAULTn) in the STATUS_MSB register from triggering the FAULT pin when the GPIO2/FAULT pin is configured as a FAULT output. 0b = Unmasked 1b = Masked |
| 13 | CLOCK_FAULT_MASK | R/W | 0b | Clock fault flag mask <br> Masks the clock fault flag (CLOCK_FAULTn) in the STATUS_MSB register from triggering the FAULT pin when the GPIO2/FAULT pin is configured as a FAULT output. Ob = Unmasked $1 \mathrm{~b}=\text { Masked }$ |
| 12 | DIGITAL_FAULT_MASK | R/W | 0b | Digital fault flag mask <br> Masks the digital fault flag (DIGITAL_FAULTn) in the STATUS_MSB register from triggering the FAULT pin when the GPIO2/FAULT pin is configured as a FAULT output. $0 \mathrm{~b}=\text { Unmasked }$ $1 \mathrm{~b}=\text { Masked }$ |
| 11 | OCC_FAULT_MASK | R/W | 0b | Overcurrent comparator fault flag mask <br> Masks the overcurrent comparator fault flag (OCC_FAULTn) in the STATUS_MSB register from triggering the FAULT pin when the GPIO2/FAULT pin is configured as a FAULT output. $\mathrm{Ob}=\text { Unmasked }$ <br> 1b = Masked |
| 10 | SPI_CRC_FAULT_MASK | R/W | 1b | SPI CRC fault flag mask <br> Masks the SPI CRC fault flag (SPI_CRC_FAULTn) in the STATUS_MSB register from triggering the FAULT pin when the GPIO2/FAULT pin is configured as a FAULT output. <br> $0 \mathrm{~b}=$ Unmasked <br> 1b = Masked |
| 9 | SPI_TIMEOUT_MASK | R/W | 1b | SPI timeout fault flag mask <br> Masks the SPI timeout fault flag (SPI_TIMEOUTn) in the STATUS_MSB register from triggering the FAULT pin when the GPIO2/FAULT pin is configured as a FAULT output. <br> Ob = Unmasked <br> 1b = Masked |
| 8 | SCLK_COUNT_FAULT_MASK | R/W | 1b | SCLK counter fault flag mask <br> Masks the SCLK counter fault flag (SCLK_COUNT_FAULTn) in the STATUS_MSB register from triggering the FAULT pin when the GPIO2/FAULT pin is configured as a FAULT output. $\mathrm{Ob}=\text { Unmasked }$ <br> 1b = Masked |
| 7 | REG_ACCESS_FAULT_MASK | R/W | 1b | Register access fault flag mask <br> Masks the register access fault flag (REG_ACCESS_FAULTn) in the STATUS_MSB register from triggering the FAULT pin when the GPIO2/FAULT pin is configured as a FAULT output. $\mathrm{Ob}=\text { Unmasked }$ 1b = Masked |
| 6:0 | RESERVED | R | 0000000b | Reserved <br> Always reads back 00000000b. |

### 8.6.1.55 DEVICE_CFG Register (Address $=4 \mathrm{Ch}$ ) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-100. DEVICE_CFG Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | DRDY_CTRL | RESERVED | CLK_SOURCE | WORD_LENGTH | RESERVED | OP_MODE[1:0] |  |
| R-Ob | R/W-0b | R/W-Ob | R/W-Ob | R/W-Ob | R-Ob | R/W-00b |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  |  |  |  |  |
| R-00000000b |  |  |  |  |  |  |  |

Table 8-81. DEVICE_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | RESERVED | R | Ob | Reserved <br> Always reads back 0b. |
| 14 | DRDY_CTRL | R/W | Ob | DRDYn pin control selection <br> Selects which ADC controls the DRDYn pin indication. <br> $0 \mathrm{~b}=\mathrm{ADC1A}$ and ADC3A <br> $1 \mathrm{~b}=\mathrm{ADC} 1 \mathrm{~B}$ and ADC3B |
| 13 | RESERVED | R/W | Ob | Reserved <br> Always write 0b. |
| 12 | CLK_SOURCE | R/W | Ob | MCLK clock source selection <br> Selects the main clock source of the device. Before changing this bit, all ADCs must be disabled or the device placed in standby or power-down mode. When switching from an external clock to the internal oscillator, the external clock must be provided until after the switch-over is complete. <br> $\mathrm{Ob}=$ Internal oscillator <br> 1b = External clock |
| 11 | WORD_LENGTH | R/W | Ob | Data word length selection <br> Selects the length of every word in the SPI frame. <br> $0 \mathrm{~b}=24$ bits <br> $1 \mathrm{~b}=32$ bits; LSB zero padding |
| 10 | RESERVED | R | Ob | Reserved <br> Always reads back 0b. |
| 9:8 | OP_MODE[1:0] | R/W | 00b | Operating mode selection <br> Selects the operating mode for the device. <br> 00b = Active mode <br> 01b = Standby mode (Disables all ADCs) <br> 10b = Power-down mode <br> 11b = Power-down mode |
| 7:0 | RESERVED | R | 00000000b | Reserved <br> Always reads back 00000000b. |

ADS131B26-Q1
SBASA22A - SEPTEMBER 2022 - REVISED JULY 2023

### 8.6.1.56 GPIO_CFG Register (Address = 4Dh) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-101. GPIO_CFG Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | GPIO4_FMT | GPIO3_FMT | GPIO2_FMT | GPIO1_FMT | GPIOO_FMT | GPIO4_DIR | GPIO3_DIR |
| R-Ob | R/W-Ob | R/W-0b | R/W-Ob | R/W-Ob | R/W-0b | R/W-0b | R/W-Ob |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO2_DIR | GPIO1_DIR | GPIOO_DIR | GPIO4_SRC | GPIO3_SRC | GPIO2_SRC | RESERVED | GPIOO_SRC |
| R/W-0b | R/W-0b | R/W-0b | R/W-0b | R/W-0b | R/W-0b | R -0b | R/W-0b |

Table 8-82. GPIO_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | RESERVED | R | 0b | Reserved <br> Always reads back 0b. |
| 14 | GPIO4_FMT | R/W | Ob | GPIO4 format <br> Configures GPIO4 for static input and output levels or for PWM input and output levels $0 \mathrm{~b}=$ When GPIO4 is configured as a digital input: Logic levels are based on static input levels. When GPIO4 is configured as a digital output: Output with static output levels. (GPIO4_LL_PWM_CFG and GPIO4_LH_PWM_CFG registers are ignored in this case). For parallel GPO readback purposes the readback path is configured for logic levels based on static input levels in this case. <br> $1 \mathrm{~b}=$ When GPIO4 is configured as a digital input: Logic levels are based on PWM input decoding. When GPIO4 is configured as a digital output: Output with PWM output defined by the GPIO4_LL_PWM_CFG and GPIO4_LH_PWM_CFG registers. For parallel GPO readback purposes the readback path is configured for logic levels based on PWM decoding using the time base configured in GPIO4_PWM_TB in this case. |
| 13 | GPIO3_FMT | R/W | Ob | GPIO3 format <br> Configures GPIO3 for static input and output levels or for PWM input and output levels $\mathrm{Ob}=$ When GPIO3 is configured as a digital input: Logic levels are based on static input levels. When GPIO3 is configured as a digital output: Output with static output levels. (GPIO3_LL_PWM_CFG and GPIO3_LH_PWM_CFG registers are ignored in this case). For parallel GPO readback purposes the readback path is configured for logic levels based on static input levels in this case. <br> $1 \mathrm{~b}=$ When GPIO3 is configured as a digital input: Logic levels are based on PWM input decoding. When GPIO3 is configured as a digital output: Output with PWM output defined by the GPIO3_LL_PWM_CFG and GPIO3_LH_PWM_CFG registers. For parallel GPO readback purposes the readback path is configured for logic levels based on PWM decoding using the time base configured in GPIO3_PWM_TB in this case. |
| 12 | GPIO2_FMT | R/W | Ob | GPIO2 format <br> Configures GPIO2 for static input and output levels or for PWM input and output levels $0 \mathrm{~b}=$ When GPIO2 is configured as a digital input: Logic levels are based on static input levels. When GPIO2 is configured as a digital output: Output with static output levels. (GPIO2_LL_PWM_CFG and GPIO2_LH_PWM_CFG registers are ignored in this case). For parallel GPO readback purposes the readback path is configured for logic levels based on static input levels in this case. <br> $1 \mathrm{~b}=$ When GPIO2 is configured as a digital input: Logic levels are based on PWM input decoding. When GPIO2 is configured as a digital output: Output with PWM output defined by the GPIO2_LL_PWM_CFG and GPIO2_LH_PWM_CFG registers. For parallel GPO readback purposes the readback path is configured for logic levels based on PWM decoding using the time base configured in GPIO2_PWM_TB in this case. |
| 11 | GPIO1_FMT | R/W | Ob | GPIO1 format <br> Configures GPIO1 for static input and output levels or for PWM input and output levels $0 \mathrm{~b}=$ When GPIO1 is configured as a digital input: Logic levels are based on static input levels. When GPIO1 is configured as a digital output: Output with static output levels. (GPIO1_LL_PWM_CFG and GPIO1_LH_PWM_CFG registers are ignored in this case). For parallel GPO readback purposes the readback path is configured for logic levels based on static input levels in this case. <br> $1 \mathrm{~b}=$ When GPIO1 is configured as a digital input: Logic levels are based on PWM input decoding. When GPIO1 is configured as a digital output: Output with PWM output defined by the GPIO1_LL_PWM_CFG and GPIO1_LH_PWM_CFG registers. For parallel GPO readback purposes the readback path is configured for logic levels based on PWM decoding using the time base configured in GPIO1_PWM_TB in this case. |
| 10 | GPIO0_FMT | R/W | Ob | GPIOO format <br> Configures GPIOO for static input and output levels or for PWM input and output levels $0 \mathrm{~b}=$ When GPIOO is configured as a digital input: Logic levels are based on static input levels. When GPIOO is configured as a digital output: Output with static output levels. (GPIOO_LL_PWM_CFG and GPIOO_LH_PWM_CFG registers are ignored in this case). For parallel GPO readback purposes the readback path is configured for logic levels based on static input levels in this case. <br> $1 \mathrm{~b}=$ When GPIOO is configured as a digital input: Logic levels are based on PWM input decoding. When GPIOO is configured as a digital output: Output with PWM output defined by the GPIOO_LL_PWM_CFG and GPIOO_LH_PWM_CFG registers. For parallel GPO readback purposes the readback path is configured for logic levels based on PWM decoding using the time base configured in GPIOO_PWM_TB in this case. |

Table 8-82. GPIO_CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 9 | GPIO4_DIR | R/W | Ob | GPIO4 direction <br> Configures GPIO4 as a digital input or output. Configure as a digital output when used as OCCB output. <br> Ob = Digital input <br> 1b = Digital output |
| 8 | GPIO3_DIR | R/W | Ob | GPIO3 direction <br> Configures GPIO3 as a digital input or output. Configure as a digital output when used as OCCA output. <br> Ob = Digital input <br> 1b = Digital output |
| 7 | GPIO2_DIR | R/W | Ob | GPIO2 direction <br> Configures GPIO2 as a digital input or output. Configure as a digital output when used as FAULT output. <br> Ob = Digital input <br> 1b = Digital output |
| 6 | GPIO1_DIR | R/W | Ob | GPIO1 direction <br> Configures GPIO1 as a digital input or output. <br> Ob = Digital input <br> 1b = Digital output |
| 5 | GPIOO_DIR | R/W | 0b | GPIO0 direction <br> Configures GPIOO as a digital input or output. Configure as a digital output when used as MHD output. <br> Ob = Digital input <br> 1b = Digital output |
| 4 | GPIO4_SRC | R/W | 0b | GPIO4 data source selection <br> Selects the data source of the GPIO4/OCCB pin when GPIO4 is configured as an output. $\begin{aligned} & 0 b=O C C B \\ & 1 b=\text { GPIO } \end{aligned}$ |
| 3 | GPIO3_SRC | R/W | 0b | GPIO3 data source selection <br> Selects the data source of the GPIO3/OCCA pin when GPIO3 is configured as an output. $\begin{aligned} & 0 \mathrm{Ob}=\mathrm{OCCA} \\ & 1 \mathrm{~b}=\mathrm{GPIO} \end{aligned}$ |
| 2 | GPIO2_SRC | R/W | 0b | GPIO2 data source selection <br> Selects the data source of the GPIO2/FAULT pin when GPIO2 is configured as an output. $\begin{aligned} & 0 \mathrm{Ob}=\text { FAULT } \\ & 1 \mathrm{~b}=\mathrm{GPIO} \end{aligned}$ |
| 1 | RESERVED | R | Ob | Reserved <br> Always reads back 0b. |
| 0 | GPIOO_SRC | R/W | Ob | GPIOO data source selection <br> Selects the data source of the GPIOO/MHD pin when GPIOO is configured as an output. <br> $\mathrm{Ob}=$ Missing host detection (MHD) $1 \mathrm{~b}=\mathrm{GPIO}$ |

### 8.6.1.57 GPO_DATA Register (Address $=4 E h$ ) [Reset $=0000 \mathrm{~h}$ ]

Return to the Summary Table.
Figure 8-102. GPO_DATA Register


Table 8-83. GPO_DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15:5 | SPARE[10:0] | R/W | 00000000000b | Spare bits <br> Provided as R/W bits as a means to check the register map section 1 CRC . Bit settings have no effect. |
| 4 | GPO4_DAT | R/W | Ob | GPIO4 output data <br> Output value of GPIO4 when configured as a digital output. Bit setting has not effect when GPIO4 is configured as an input or as OCCB output. $\begin{aligned} & 0 \mathrm{Ob}=\text { Low } \\ & 1 \mathrm{~b}=\text { High } \end{aligned}$ |
| 3 | GPO3_DAT | R/W | Ob | GPIO3 output data <br> Output value of GPIO3 when configured as a digital output. Bit setting has not effect when GPIO3 is configured as an input or as OCCA output. $\begin{aligned} & 0 \mathrm{~b}=\text { Low } \\ & 1 \mathrm{~b}=\text { High } \end{aligned}$ |
| 2 | GPO2_DAT | R/W | Ob | GPIO2 output data <br> Output value of GPIO2 when configured as a digital output. Bit setting has not effect when GPIO2 is configured as an input or as FAULT output. $\begin{aligned} & 0 \mathrm{~b}=\text { Low } \\ & 1 \mathrm{~b}=\text { High } \end{aligned}$ |
| 1 | GPO1_DAT | R/W | Ob | GPIO1 output data <br> Output value of GPIO1 when configured as a digital output. Bit setting has not effect when GPIO1 is configured as an input. $\begin{aligned} & 0 \mathrm{~b}=\text { Low } \\ & 1 \mathrm{~b}=\text { High } \end{aligned}$ |
| 0 | GPOO_DAT | R/W | Ob | GPIO0 output data <br> Output value of GPIOO when configured as a digital output. Bit setting has not effect when GPIOO is configured as an input or as MHD output. $\begin{aligned} & 0 \mathrm{Ob}=\text { Low } \\ & 1 \mathrm{~b}=\text { High } \end{aligned}$ |

### 8.6.1.58 GPIO0_LL_PWM_CFG Register (Address $=4 \mathrm{Fh}$ ) [Reset $=$ 007Fh]

Return to the Summary Table.
Figure 8-103. GPIO0_LL_PWM_CFG Register


Table 8-84. GPIOO_LL_PWM_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15:14 | GPIOO_PWM_TB[1:0] | R/W | 00b | GPIOO/MHD PWM time base selection <br> Selects the time base used for the GPIOO/MHD PWM generation when the GPIOO/MHD pin is configured as an output as well as the time base used for the PWM encoder. <br> $00 \mathrm{~b}=16 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 512 \mathrm{kHz}\right.$ for $\left.\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right)$ <br> $01 \mathrm{~b}=64 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 128 \mathrm{kHz}\right.$ for $\left.\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right)$ <br> $10 \mathrm{~b}=256 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 32 \mathrm{kHz}\right.$ for $\left.\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right)$ <br> $11 \mathrm{~b}=1024 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 8 \mathrm{kHz}\right.$ for $\left.\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right)$ |
| 13:7 | GPIOO_LL_PWM_HC[6:0] | R/W | 0000000b | GPIOO/MHD logic low level PWM high counter <br> Sets the high period of the PWM for a logic low level of GPIOO/MHD. <br> PWM period $=($ PWM high counter value + PWM low counter value $) \times$ PWM time base <br> PWM high time $=($ PWM high counter value $\times$ PWM time base $)$ <br> Setting the PWM high counter value to 0000000b configures the GPIOO/MHD logic low level as static low. Setting both the PWM high and low counter values to 0000000 b configures the GPIOO/MHD logic low level as static low. |
| 6:0 | GPIOO_LL_PWM_LC[6:0] | R/W | 1111111b | GPIOO/MHD logic low level PWM low counter <br> Sets the low period of the PWM for a logic low level of GPIOO/MHD. <br> PWM period $=(\mathrm{PWM}$ high counter value + PWM low counter value $) \times$ PWM time base <br> PWM low time = (PWM low counter value x PWM time base) <br> Setting the PWM low counter value to 0000000b configures the GPIOO/MHD logic low level as static high. Setting both the PWM high and low counter values to 0000000 b configures the GPIOO/MHD logic low level as static low. |

### 8.6.1.59 GPIOO_LH_PWM_CFG Register (Address $=50 \mathrm{~h}$ ) [Reset $=\mathbf{3 F 8 0 h}]$

Return to the Summary Table.
Figure 8-104. GPIOO_LH_PWM_CFG Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED |  | GPIOO_LH_PWM_HC[6:0] |  |  |  |  |  |
| R-00b |  | R/W-1111111b |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $\begin{gathered} \text { GPIOO_LH_PWM_H } \\ \text { C[6:0] } \end{gathered}$ | GPIOO_LH_PWM_LC[6:0] |  |  |  |  |  |  |
| R/W-1111111b | R/W-0000000b |  |  |  |  |  |  |

Table 8-85. GPIOO_LH_PWM_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15:14 | RESERVED | R | 00b | Reserved <br> Always reads 00b. |
| 13:7 | GPIOO_LH_PWM_HC[6:0] | R/W | 1111111b | GPIOO/MHD logic high level PWM high counter <br> Sets the high period of the PWM for a logic high level of GPIOO/MHD. <br> PWM period $=($ PWM high counter value + PWM low counter value $) \times$ PWM time base <br> PWM high time $=($ PWM high counter value $\times$ PWM time base $)$ <br> Setting the PWM high counter value to 0000000 b configures the GPIOO/MHD logic high level as static low. Setting both the PWM high and low counter values to 0000000b configures the GPIOO/MHD logic high level as static low. |
| 6:0 | GPIOO_LH_PWM_LC[6:0] | R/W | 0000000b | GPIOO/MHD logic high level PWM low counter <br> Sets the low period of the PWM for a logic high level of GPIOO/MHD. <br> PWM period $=($ PWM high counter value + PWM low counter value $) \times$ PWM time base <br> PWM low time $=($ PWM low counter value $\times$ PWM time base) <br> Setting the PWM low counter value to 0000000b configures the GPIOO/MHD logic high level as static high. Setting both the PWM high and low counter values to 0000000 b configures the GPIOO/MHD logic high level as static low. |

### 8.6.1.60 GPIO1_LL_PWM_CFG Register (Address = 51h) [Reset $=007 \mathrm{Fh}]$

Return to the Summary Table.
Figure 8-105. GPIO1_LL_PWM_CFG Register


Table 8-86. GPIO1_LL_PWM_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15:14 | GPIO1_PWM_TB[1:0] | R/W | 00b | GPIO1 PWM time base selection <br> Selects the time base used for the GPIO1 PWM generation when the GPIO1 pin is configured as an output as well as the time base used for the PWM encoder. $\begin{aligned} & 00 \mathrm{~b}=16 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 512 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right) \\ & 01 \mathrm{~b}=64 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 128 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right) \\ & 10 \mathrm{~b}=256 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 122 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right) \\ & 11 \mathrm{~b}=1024 \times \mathrm{t}_{\text {MCLK }}\left(=18 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right) \end{aligned}$ |
| 13:7 | GPIO1_LL_PWM_HC[6:0] | R/W | 0000000b | GPIO1 logic low level PWM high counter <br> Sets the high period of the PWM for a logic low level of GPIO1. <br> PWM period $=($ PWM high counter value + PWM low counter value $) \times$ PWM time base <br> PWM high time $=($ PWM high counter value $\times$ PWM time base $)$ <br> Setting the PWM high counter value to 0000000 b configures the GPIO1 logic low level as static low. Setting both the PWM high and low counter values to 0000000 b configures the GPIO1 logic low level as static low. |
| 6:0 | GPIO1_LL_PWM_LC[6:0] | R/W | 1111111b | GPIO1 logic low level PWM low counter <br> Sets the low period of the PWM for a logic low level of GPIO1. <br> PWM period $=($ PWM high counter value + PWM low counter value $) \times$ PWM time base <br> PWM low time $=($ PWM low counter value $\times$ PWM time base $)$ <br> Setting the PWM low counter value to 0000000 b configures the GPIO1 logic low level as static high. Setting both the PWM high and low counter values to 0000000 b configures the GPIO1 logic low level as static low. |

### 8.6.1.61 GPIO1_LH_PWM_CFG Register (Address $=52 \mathrm{~h}$ ) [Reset $=$ 3F80h]

Return to the Summary Table.
Figure 8-106. GPIO1_LH_PWM_CFG Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED |  | GPIO1_LH_PWM_HC[6:0] |  |  |  |  |  |
| R-00b | R/W-1111111b |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $\underset{\text { C[6:0] }}{\text { GPIO1_LH_PWM_H }}$ | GPIO1_LH_PWM_LC[6:0] |  |  |  |  |  |  |
| R/W-1111111b | R/W-0000000b |  |  |  |  |  |  |

Table 8-87. GPIO1_LH_PWM_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15:14 | RESERVED | R | 00b | Reserved <br> Always reads 00b. |
| 13:7 | GPIO1_LH_PWM_HC[6:0] | R/W | 1111111b | GPIO1 logic high level PWM high counter <br> Sets the high period of the PWM for a logic high level of GPIO1. <br> PWM period $=($ PWM high counter value + PWM low counter value $) \times$ PWM time base <br> PWM high time $=($ PWM high counter value $\times$ PWM time base $)$ <br> Setting the PWM high counter value to 0000000b configures the GPIO1 logic high level as static low. Setting both the PWM high and low counter values to 0000000b configures the GPIO1 logic high level as static low. |
| 6:0 | GPIO1_LH_PWM_LC[6:0] | R/W | 0000000b | GPIO1 logic high level PWM low counter <br> Sets the low period of the PWM for a logic high level of GPIO1. <br> PWM period $=(\mathrm{PWM}$ high counter value + PWM low counter value $) \times$ PWM time base <br> PWM low time $=($ PWM low counter value $\times$ PWM time base $)$ <br> Setting the PWM low counter value to 0000000 b configures the GPIO1 logic high level as static high. Setting both the PWM high and low counter values to 0000000 b configures the GPIO1 logic high level as static low. |

### 8.6.1.62 GPIO2_LL_PWM_CFG Register (Address $=53 \mathrm{~h}$ ) [Reset $=007 \mathrm{Fh}]$

Return to the Summary Table.
Figure 8-107. GPIO2_LL_PWM_CFG Register

| 15 | 14 | 13 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GPIO2_PWM_TB[1:0] |  |  | GPIO2_LL_PWM_HC[6:0] |  |  |
| R/W-00b | 5 | R/W-0000000b |  |  |  |
| 7 | 6 | 4 | 3 | 1 |  |
| GPIO2_LL_PWM_H <br> C[6:0] |  |  | GPIO2_LL_PWM_LC[6:0] |  |  |
| R/W-0000000b |  | R/W-1111111b |  |  |  |

Table 8-88. GPIO2_LL_PWM_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15:14 | GPIO2_PWM_TB[1:0] | R/W | 00b | GPIO2/FAULT PWM time base selection <br> Selects the time base used for the GPIO2/FAULT PWM generation when the GPIO2/FAULT <br> pin is configured as an output as well as the time base used for the PWM encoder. $\begin{aligned} & 00 \mathrm{~b}=16 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 512 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right) \\ & 01 \mathrm{~b}=64 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 128 \mathrm{kHz} \text { for } f_{\text {MCLK }}=8.192 \mathrm{MHz}\right) \\ & 10 \mathrm{~b}=256 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 12 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right) \\ & 11 \mathrm{~b}=1024 \times \mathrm{t}_{\text {MCLK }}\left(=18 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right) \end{aligned}$ |
| 13:7 | GPIO2_LL_PWM_HC[6:0] | R/W | 0000000b | GPIO2/FAULT logic low level PWM high counter <br> Sets the high period of the PWM for a logic low level of GPIO2/FAULT. <br> PWM period $=($ PWM high counter value + PWM low counter value $) \times$ PWM time base PWM high time $=($ PWM high counter value $\times$ PWM time base $)$ <br> Setting the PWM high counter value to 0000000b configures the GPIO2/FAULT logic low level as static low. Setting both the PWM high and low counter values to 0000000 b configures the GPIO2/FAULT logic low level as static low. |
| 6:0 | GPIO2_LL_PWM_LC[6:0] | R/W | 1111111b | GPIO2/FAULT logic low level PWM low counter <br> Sets the low period of the PWM for a logic low level of GPIO2/FAULT. <br> PWM period $=($ PWM high counter value + PWM low counter value $) \times$ PWM time base PWM low time = (PWM low counter value $\times$ PWM time base) <br> Setting the PWM low counter value to 0000000b configures the GPIO2/FAULT logic low level as static high. Setting both the PWM high and low counter values to 0000000b configures the GPIO2/FAULT logic low level as static low. |

### 8.6.1.63 GPIO2_LH_PWM_CFG Register (Address $=54 \mathrm{~h}$ ) [Reset $=\mathbf{3 F 8 0 h}]$

Return to the Summary Table.
Figure 8-108. GPIO2_LH_PWM_CFG Register

| 15 | 14 | 13 | 12 | 11 | 10 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED |  |  | GPIO2_LH_PWM_HC[6:0] |  |  |  |
| R-00b |  |  |  | R/W-1111111b |  |  |
| 7 | 6 | 4 | 3 | 2 | 1 |  |
| GPIO2_LH_PWM_H <br> C[6:0] |  |  | GPIO2_LH_PWM_LC[6:0] |  |  |  |
| R/W-111111b |  |  | R/W-0000000b |  |  |  |

Table 8-89. GPIO2_LH_PWM_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 14$ | RESERVED | R | 00 b | Reserved <br> Always reads 00b. |
| $13: 7$ | GPIO2_LH_PWM_HC[6:0] | R/W | 111111 b | GPIO2/FAULT logic high level PWM high counter <br> Sets the high period of the PWM for a logic high level of GPIO2/FAULT. <br> PWM period $=$ (PWM high counter value + PWM low counter value) $\times$ PWM time base <br> PWM high time $=$ (PWM high counter value $\times$ PWM time base) <br> Setting the PWM high counter value to 0000000b configures the GPIO2/FAULT logic <br> high level as static low. Setting both the PWM high and low counter values to 0000000b <br> configures the GPIO2/FAULT logic high level as static low. |
| $6: 0$ | GPIO2_LH_PWM_LC[6:0] | R/W | 0000000 b | GPIO2/FAULT logic high level PWM low counter <br> Sets the low period of the PWM for a logic high level of GPIO2/FAULT. <br> PWM period $=$ (PWM high counter value + PWM low counter value) $\times$ PWM time base <br> PWM low time $=$ (PWM low counter value $\times$ PWM time base) <br> Setting the PWM low counter value to 0000000b configures the GPIO2/FAULT logic high |
| level as static high. Setting both the PWM high and low counter values to 0000000b |  |  |  |  |
| configures the GPIO2/FAULT logic high level as static low. |  |  |  |  |

### 8.6.1.64 GPIO3_LL_PWM_CFG Register (Address $=55 \mathrm{~h}$ ) [Reset $=007 \mathrm{Fh}]$

Return to the Summary Table.
Figure 8-109. GPIO3_LL_PWM_CFG Register

| 15 | 13 | 12 | 11 | 10 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GPIO3_PWM_TB[1:0] |  |  | GPIO3_LL_PWM_HC[6:0] |  |  |
| R/W-00b |  |  | R/W-0000000b |  |  |
| 7 | 6 | 4 | 3 | 2 | 1 |
| GPIO3_LL_PWM_H <br> C[6:0] |  |  | GPIO3_LL_PWM_LC[6:0] |  |  |
| R/W-0000000b |  | R/W-1111111b |  |  |  |

Table 8-90. GPIO3_LL_PWM_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15:14 | GPIO3_PWM_TB[1:0] | R/W | 00b | GPIO3/OCCA PWM time base selection <br> Selects the time base used for the GPIO3/OCCA PWM generation when the GPIO3/OCCA pin is configured as an output as well as the time base used for the PWM encoder. <br> $00 \mathrm{~b}=16 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 512 \mathrm{kHz}\right.$ for $\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}$ ) <br> $01 \mathrm{~b}=64 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 128 \mathrm{kHz}\right.$ for $\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}$ ) <br> $10 \mathrm{~b}=256 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 32 \mathrm{kHz}\right.$ for $\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}$ ) <br> $11 \mathrm{~b}=1024 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 8 \mathrm{kHz}\right.$ for $\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}$ ) |
| 13:7 | GPIO3_LL_PWM_HC[6:0] | R/W | 0000000b | GPIO3/OCCA logic low level PWM high counter <br> Sets the high period of the PWM for a logic low level of GPIO3/OCCA. <br> PWM period $=($ PWM high counter value + PWM low counter value $) \times$ PWM time base <br> PWM high time $=($ PWM high counter value $\times$ PWM time base $)$ <br> Setting the PWM high counter value to 0000000b configures the GPIO3/OCCA logic low level as static low. Setting both the PWM high and low counter values to 0000000b configures the GPIO3/OCCA logic low level as static low. |
| 6:0 | GPIO3_LL_PWM_LC[6:0] | R/W | 1111111b | GPIO3/OCCA logic low level PWM low counter <br> Sets the low period of the PWM for a logic low level of GPIO3/OCCA. <br> PWM period $=($ PWM high counter value + PWM low counter value $) \times$ PWM time base <br> PWM low time = (PWM low counter value $\times$ PWM time base) <br> Setting the PWM low counter value to 0000000b configures the GPIO3/OCCA logic low level as static high. Setting both the PWM high and low counter values to 0000000 b configures the GPIO3/OCCA logic low level as static low. |

ADS131B26-Q1

### 8.6.1.65 GPIO3_LH_PWM_CFG Register (Address $=56 \mathrm{~h}$ ) Reset $=3$ F80h]

Return to the Summary Table.
Figure 8-110. GPIO3_LH_PWM_CFG Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED |  | GPIO3_LH_PWM_HC[6:0] |  |  |  |  |  |
| R-00b |  | R/W-1111111b |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $\begin{gathered} \text { GPIO3_LH_PWM_H } \\ \text { C[6:0] } \end{gathered}$ | GPIO3_LH_PWM_LC[6:0] |  |  |  |  |  |  |
| R/W-1111111b | R/W-0000000b |  |  |  |  |  |  |

Table 8-91. GPIO3_LH_PWM_CFG Register Field Descriptions
$\left.\begin{array}{|c|l|l|l|l|}\hline \text { Bit } & \text { Field } & \text { Type } & \text { Reset } & \text { Description } \\ \hline 15: 14 & \text { RESERVED } & \text { R } & \text { 00b } & \begin{array}{l}\text { Reserved } \\ \text { Always reads 00b. }\end{array} \\ \hline 13: 7 & \text { GPIO3_LH_PWM_HC[6:0] } & \text { R/W } & 1111111 \mathrm{~b} & \begin{array}{l}\text { GPIO3/OCCA logic high level PWM high counter } \\ \text { Sets the high period of the PWM for a logic high level of GPIO3/OCCA. } \\ \text { PWM period }=(\text { PWM high counter value }+ \text { PWM low counter value }) \times \text { PWM time base } \\ \text { PWM high time }=(\text { (PWM high counter value } \times \text { PWM time base) }\end{array} \\ \text { Setting the PWM high counter value to 0000000b configures the GPIO3/OCCA logic high } \\ \text { level as static low. Setting both the PWM high and low counter values to 0000000b } \\ \text { configures the GPIO/OCCA logic high level as static low. }\end{array}\right\}$

### 8.6.1.66 GPIO4_LL_PWM_CFG Register (Address $=57 \mathrm{~h})$ [Reset $=007 \mathrm{Fh}]$

Return to the Summary Table.
Figure 8-111. GPIO4_LL_PWM_CFG Register


Table 8-92. GPIO4_LL_PWM_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15:14 | GPIO4_PWM_TB[1:0] | R/W | 00b | GPIO4/OCCB PWM time base selection <br> Selects the time base used for the GPIO4/OCCB PWM generation when the GPIO4/OCCB <br> pin is configured as an output as well as the time base used for the PWM encoder <br> $00 \mathrm{~b}=16 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 512 \mathrm{kHz}\right.$ for $\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}$ ) <br> $01 \mathrm{~b}=64 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 128 \mathrm{kHz}\right.$ for $\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}$ ) <br> $10 \mathrm{~b}=256 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 32 \mathrm{kHz}\right.$ for $\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}$ ) <br> $11 \mathrm{~b}=1024 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 8 \mathrm{kHz}\right.$ for $\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}$ ) |
| 13:7 | GPIO4_LL_PWM_HC[6:0] | R/W | 0000000b | GPIO4/OCCB logic low level PWM high counter <br> Sets the high period of the PWM for a logic low level of GPIO4/OOCB. <br> PWM period $=($ PWM high counter value + PWM low counter value $) \times$ PWM time base <br> PWM high time $=($ PWM high counter value $\times$ PWM time base $)$ <br> Setting the PWM high counter value to 0000000b configures the GPIO4/OCCB logic low level as static low. Setting both the PWM high and low counter values to 0000000b configures the GPIO4/OCCB logic low level as static low. |
| 6:0 | GPIO4_LL_PWM_LC[6:0] | R/W | 1111111b | GPIO4/OCCB logic low level PWM low counter <br> Sets the low period of the PWM for a logic low level of GPIO4/OCCB. <br> PWM period $=($ PWM high counter value + PWM low counter value $) \times$ PWM time base <br> PWM low time $=($ PWM low counter value $\times$ PWM time base $)$ <br> Setting the PWM low counter value to 0000000b configures the GPIO4/OCCB logic low level as static high. Setting both the PWM high and low counter values to 0000000b configures the GPIO4/OCCB logic low level as static low. |

### 8.6.1.67 GPIO4_LH_PWM_CFG Register (Address = 58h) [Reset = 3F80h]

Return to the Summary Table.
Figure 8-112. GPIO4_LH_PWM_CFG Register

| 15 | 14 | 13 | 12 | 11 | 10 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED |  |  | GPIO4_LH_PWM_HC[6:0] |  |  |  |
| R-00b |  |  | R/W-1111111b |  |  |  |
| 7 | 6 | 4 | 3 | 2 | 1 |  |
| GPIO4_LH_PWM_H <br> C[6:0] |  |  | GPIO4_LH_PWM_LC[6:0] |  |  |  |
| R/W-111111b |  |  | R/W-0000000b |  |  |  |

Table 8-93. GPIO4_LH_PWM_CFG Register Field Descriptions
$\left.\begin{array}{|c|l|l|l|l|}\hline \text { Bit } & \text { Field } & \text { Type } & \text { Reset } & \text { Description } \\ \hline 15: 14 & \text { RESERVED } & \text { R } & \text { 00b } & \begin{array}{l}\text { Reserved } \\ \text { Always reads 00b. }\end{array} \\ \hline 13: 7 & \text { GPIO4_LH_PWM_HC[6:0] } & \text { R/W } & 1111111 \mathrm{~b} & \begin{array}{l}\text { GPIO4BOCCB logic high level PWM high counter } \\ \text { Sets the high period of the PWM for a logic high level of GPIO4. } \\ \text { PWM period }=(\text { PWM high counter value }+ \text { PWM low counter value }) \times \text { PWM time base } \\ \text { PWM high time }=\text { (PWM high counter value } \times \text { PWM time base) }\end{array} \\ \text { Setting the PWM high counter value to 0000000b configures the GPIO4 logic high level as } \\ \text { static low. Setting both the PWM high and low counter values to 0000000b configures the } \\ \text { GPIO4/OCCB logic high level as static low. }\end{array}\right\}$

### 8.6.1.68 SPARE_59h Register (Address $=59 \mathrm{~h})$ [Reset $=5555 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-113. SPARE_59h Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPARE[15:0] |  |  |  |  |  |  |  |
| R/W-0101010101010101b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SPARE[15:0] |  |  |  |  |  |  |  |
| R/W-0101010101010101b |  |  |  |  |  |  |  |

Table 8-94. SPARE_59h Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SPARE[15:0] | R/W | 0101010101010 <br> 101 b | Spare bits <br> Provided as R/W bits as a means to check the register map section 1 CRC. Bit settings <br> have no effect. |

### 8.6.1.69 REGISTER_MAP1_CRC Register (Address $=7 E \mathrm{~F}$ ) [Reset $=\mathbf{0 0 0 0} \mathbf{h}$

Return to the Summary Table.
Figure 8-114. REGISTER_MAP1_CRC Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | REG_MAP1_CRC_VALUE[15:0] |  |  |  |  |
| 7 | 6 | R/W-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | REG_MAP1_CRC_VALUE[15:0] |  |  |  |  |  |

Table 8-95. REGISTER_MAP1_CRC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | REG_MAP1_CRC_VALUE[15:0] | R/W | 0000000000000 <br> 000 b | Register map CRC value for section 1 <br> Register map CRC value for section 1. |

### 8.6.1.70 REGMAP2_TDACA_CFG Register (Address $=80 \mathrm{~h}$ ) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-115. REGMAP2_TDACA_CFG Register

| 15 | 14 | 13 | 12 | 10 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REG_MAP2_CRC_E |  |  |  |  |  |
| $N$ |  |  |  |  |  |

Table 8-96. REGMAP2_TDACA_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | REG_MAP2_CRC_EN | R/W | Ob | Register map section 2 CRC enable <br> Enables the register map CRC for section 2 (register address space from 80h to A3h). <br> Ob = Disabled <br> 1b = Enabled |
| 14:3 | RESERVED | R | 000000000000b | Reserved <br> Always reads 000000000000 b. |
| 2:0 | TDACA_VALUE[2:0] | R/W | 000b | Test DAC A output value <br> Selects the output value of Test DAC A. <br> 000b $=1 \times$ VREFA/40 <br> 001b $=2 \times$ VREFA/40 <br> 010b $=4 \times$ VREFA/40 <br> 011b $=9 \times$ VREFA/40 <br> 100b $=18 \times$ VREFA/40 <br> 101b $=36 \times$ VREFA/40 <br> $110 \mathrm{~b}=-4 \times$ VREFA/40 <br> $111 \mathrm{~b}=-9 \mathrm{x}$ VREFA/40 |

ADS131B26-Q1

### 8.6.1.71 GPIOA_CFG Register (Address $=\mathbf{8 1} \mathrm{h}$ ) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-116. GPIOA_CFG Register

| 15 | 14 | 1312 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GPIOA_PIN_CFG |  | SPARE[2:0] | GPIO1A_FMT | GPIOOA_FMT | GPIO1A_DIR | GPIOOA_DIR |
| R/W-0b |  | R/W-000b | R/W-0b | R/W-Ob | R/W-0b | R/W-0b |
| 7 | 6 | 5 4 | 3 | 2 | 1 | 0 |
| GPIO1A_PWM_TB[1:0] |  | GPIOOA_PWM_TB[1:0] | SPARE[1:0] |  | GPO1A_DAT | GPOOA_DAT |
| R/W-00b |  | R/W-00b | R/W-00b |  | R/W-0b | R/W-Ob |

Table 8-97. GPIOA_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | GPIOA_PIN_CFG | R/W | Ob | VPA/GPIO0A and VNA/GPIO1A pin function selection <br> Configures both the VPA/GPIO0A and VNA/GPIO1A pins as analog inputs or GPIOs. Disable ADC3A (ADC3A_EN = Ob) when these pins are configured as GPIOs. Setting of the GPIOA_PIN_CFG bit is ignored and inputs are forced to analog inputs when ADC3A_EN = 1b. <br> $0 b=$ Analog input <br> 1b = GPIO |
| 14:12 | SPARE[2:0] | R/W | 000b | Spare bits <br> Provided as R/W bits as a means to check the register map section 2 CRC. Bit settings have no effect. |
| 11 | GPIO1A_FMT | R/W | Ob | GPIO1A format <br> Configures GPIO1A for static input and output levels or for PWM input levels. $0 \mathrm{~b}=$ When GPIO1A is configured as a digital input: Logic levels are based on static input levels. When GPIO1A is configured as a digital output: Output with static output levels. $1 \mathrm{~b}=$ When GPIO1A is configured as a digital input: Logic levels are based on PWM input decoding. When GPIO1A is configured as a digital output: Output with static output levels. GPIO1A does not have PWM output capability. |
| 10 | GPIOOA_FMT | R/W | Ob | GPIO0A format <br> Configures GPIO0A for static input and output levels or for PWM input levels. $0 \mathrm{~b}=$ When GPIOOA is configured as a digital input: Logic levels are based on static input levels. When GPIOOA is configured as a digital output: Output with static output levels. $1 \mathrm{~b}=$ When GPIO0A is configured as a digital input: Logic levels are based on PWM input decoding. When GPIOOA is configured as a digital output: Output with static output levels. GPIOOA does not have PWM output capability. |
| 9 | GPIO1A_DIR | R/W | Ob | GPIO1A direction <br> Configures GPIO1A as a digital input or digital output. <br> Ob = Digital input <br> 1b = Digital output |
| 8 | GPIO0A_DIR | R/W | Ob | GPIO0A direction Configures GPIOOA as a digital input or digital output. <br> Ob = Digital input <br> 1b = Digital output |
| 7:6 | GPIO1A_PWM_TB[1:0] | R/W | 00b | GPIO1A PWM time base selection <br> Selects the time base used for the PWM encoder when GPIO1A is configured as a digital input. $\begin{aligned} & 00 \mathrm{~b}=16 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 512 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right) \\ & 01 \mathrm{~b}=64 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 128 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right) \\ & 10 \mathrm{~b}=256 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 32 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right) \\ & 11 \mathrm{~b}=1024 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 8 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right) \end{aligned}$ |
| 5:4 | GPIO0A_PWM_TB[1:0] | R/W | 00b | GPIOOA PWM time base selection <br> Selects the time base used for the PWM encoder when GPIOOA is configured as a digital input. $\begin{aligned} & 00 \mathrm{~b}=16 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 512 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right) \\ & 01 \mathrm{~b}=64 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 128 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right) \\ & 10 \mathrm{~b}=256 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 32 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right) \\ & 11 \mathrm{~b}=1024 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 8 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right) \end{aligned}$ |
| 3:2 | SPARE[1:0] | R/W | 00b | Spare bits <br> Provided as R/W bits as a means to check the register map section 2 CRC. Bit settings have no effect. |
| 1 | GPO1A_DAT | R/W | Ob | GPIO1A output data <br> Output value of GPIO1A when configured as a digital output. Bit setting has not effect when GPIO1A is configured as a digital or analog input. $\begin{aligned} & \text { Ob = Low } \\ & 1 \mathrm{~b}=\text { High } \end{aligned}$ |
| 0 | GPO0A_DAT | R/W | Ob | GPIOOA output data <br> Output value of GPIOOA when configured as a digital output. Bit setting has not effect when GPIOOA is configured as a digital or analog input. $\begin{aligned} & \text { 0b = Low } \\ & \text { 1b = High } \end{aligned}$ |

### 8.6.1.72 ADC1A_ADC3A_CFG Register (Address $=82 \mathrm{~h}$ ) [Reset $=0400 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-117. ADC1A_ADC3A_CFG Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED |  |  |  | CONV_MODE13A |  | OSR13A[2:0] |  |
| R-0000b |  |  |  | R/W-0b |  | R/W-100b |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  | GC13A_EN |  | GC13A_DELAY[2:0] |  |
| R-0000b |  |  |  | R/W-Ob |  | R/W-000b |  |

Table 8-98. ADC1A_ADC3A_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15:12 | RESERVED | R | 0000b | Reserved <br> Always reads 0000b. |
| 11 | CONV_MODE13A | R/W | Ob | Conversion mode selection <br> Selects the conversion mode for ADC1A and ADC3A. <br> Ob = Continuous-conversion mode <br> 1b = Single-shot conversion mode |
| 10:8 | OSR13A[2:0] | R/W | 100b | Oversampling ratio selection <br> Selects the oversampling ratio for ADC1A and ADC3A. The data rate calculates to $f_{\text {MOD }}$ / <br> OSR. <br> 000b $=64$ <br> $001 b=128$ <br> $010 b=256$ <br> $011 b=512$ <br> $100 b=1024$ <br> $101 b=2048$ <br> $110 b=4096$ <br> $111 \mathrm{~b}=8192$ |
| 7:4 | RESERVED | R | 0000b | Reserved <br> Always reads 0000b. |
| 3 | GC13A_EN | R/W | 0b | Global-chop mode enable <br> Enables the global-chop mode for ADC1A and ADC3A. <br> $\mathrm{Ob}=$ Disabled <br> 1b = Enabled |
| 2:0 | GC13A_DELAY[2:0] | R/W | 000b | Global-chop mode delay time selection <br> Selects the delay time in global-chop mode for ADC1A and ADC3A. <br> $000 \mathrm{~b}=2 \times \mathrm{t}_{\text {MOD }}$ <br> $001 \mathrm{~b}=4 \times \mathrm{t}_{\text {MOD }}$ <br> $010 \mathrm{~b}=8 \mathrm{xt}$ MOD <br> $011 \mathrm{~b}=16 \times \mathrm{t}_{\text {MOD }}$ <br> $100 \mathrm{~b}=32 \times \mathrm{t}_{\text {MOD }}$ <br> $101 \mathrm{~b}=64 \times \mathrm{t}_{\text {MOD }}$ <br> $110 \mathrm{~b}=128 \times \mathrm{t}_{\text {MOD }}$ <br> $111 \mathrm{~b}=256 \times \mathrm{t}_{\text {MOD }}$ |

ADS131B26-Q1

### 8.6.1.73 ADC1A_CFG Register (Address $=83 \mathrm{~h}$ ) [Reset $=8010 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-118. ADC1A_CFG Register

| 15 | 14 | 13 | 12 | 1110 | 9 8 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADC1A_EN |  | RESERVED |  | GAIN1A[1:0] | MUX1A[1:0] |
| R/W-1b | R-000b |  |  | R/W-00b | R/W-00b |
| 7 | 6 | 5 | 4 | 32 | 10 |
|  |  | OWD1A_SOURCE_ MUX | OWD1A_SINK_MUX | OWD1A_SOURCE_VALUE[1:0] | OWD1A_SINK_VALUE[1:0] |
| R-00b |  | R/W-Ob | R/W-1b | R/W-00b | R/W-00b |

Table 8-99. ADC1A_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | ADC1A_EN | R/W | 1b | ADC1A enable <br> Enables ADC1A. <br> The conversion data of ADC1A reset to 000000 h when ADC1A is disabled or when the device is put in standby or power-down mode. If both ADC1A and ADC3A are disabled, then the conversion counter CONV1A_COUNT[1:0] resets to 00b. <br> Ob = Disabled <br> 1b = Enabled |
| 14:12 | RESERVED | R | 000b | Reserved <br> Always reads 000b. |
| 11:10 | GAIN1A[1:0] | R/W | 00b | ADC1A gain selection <br> Selects the gain (FSR = full scale range) of ADC1A. Gains 16 and 32 are digital gains using analog gain $=8$. $\begin{aligned} & 00 b=4 \\ & 01 b=8 \\ & 10 b=16 \\ & 11 b=32 \end{aligned}$ |
| 9:8 | MUX1A[1:0] | R/W | 00b | ADC1A multiplexer channel selection <br> Selects the multiplexer channel for ADC1A. $\begin{aligned} & 00 b=\text { AIN }=C P A, \text { AINn }=\text { CNA } \\ & 01 b=\text { AINp }=C N A, \text { AINn }=\text { CPA } \\ & 10 b=\text { Internal short to AGNDA. Analog inputs CPA, CNA disconnected from ADC1A. } \\ & 11 b=\text { Test DAC B output } \end{aligned}$ |
| 7:6 | RESERVED | R | 00b | Reserved <br> Always reads 00b. |
| 5 | OWD1A_SOURCE_MUX | R/W | Ob | ADC1A current source multiplexer selection <br> Selects the multiplexer channel for the ADC1A current source. $\begin{aligned} & 0 \mathrm{~b}=\mathrm{CPA} \\ & 1 \mathrm{~b}=\mathrm{CNA} \end{aligned}$ |
| 4 | OWD1A_SINK_MUX | R/W | 1b | ADC1A current sink multiplexer selection Selects the multiplexer channel for the ADC1A current sink. $\begin{aligned} & 0 b=C P A \\ & 1 b=C N A \end{aligned}$ |
| 3:2 | OWD1A_SOURCE_VALUE[1:0] | R/W | 00b | ADC1A current source value selection <br> Selects the current value for the ADC1A current source. $\begin{aligned} & 00 \mathrm{~b}=\text { Off } \\ & 01 \mathrm{~b}=4 \mu \mathrm{~A} \\ & 10 \mathrm{~b}=40 \mu \mathrm{~A} \\ & 11 \mathrm{~b}=240 \mu \mathrm{~A} \end{aligned}$ |
| 1:0 | OWD1A_SINK_VALUE[1:0] | R/W | 00b | ADC1A current sink value selection <br> Selects the current value for the ADC1A current sink. $\begin{aligned} & 00 \mathrm{~b}=\mathrm{Off} \\ & 01 \mathrm{~b}=4 \mu \mathrm{~A} \\ & 10 \mathrm{~b}=40 \mu \mathrm{~A} \\ & 11 \mathrm{~b}=240 \mu \mathrm{~A} \end{aligned}$ |

### 8.6.1.74 ADC1A_OCAL_MSB Register (Address $=84 \mathrm{~h})$ [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-119. ADC1A_OCAL_MSB Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCAL1A[23:8] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OCAL1A[23:8] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |

Table 8-100. ADC1A_OCAL_MSB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | OCAL1A[23:8] | R/W | 0000000000000 <br> 000 b | ADC1A offset calibration bits [23:8] <br> Value provided in two's complement format. <br> LSB size $=(2 \times$ VREFA $) /\left(\right.$ GAIN1A $\left.\times 2^{24}\right)$ |

### 8.6.1.75 ADC1A_OCAL_LSB Register (Address $=85 \mathrm{~h}$ ) [Reset $=\mathbf{0 0 0 0}$ ]

Return to the Summary Table.
Figure 8-120. ADC1A_OCAL_LSB Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCAL1A[7:0] |  |  |  |  |  |  |  |
| R/W-00000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  |  |  |  |  |
| R-00000000b |  |  |  |  |  |  |  |

Table 8-101. ADC1A_OCAL_LSB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 8$ | OCAL1A[7:0] | R/W | 00000000 b | ADC1A offset calibration bits [7:0] <br> Value provided in two's complement format. <br> LSB size $=(2 \times$ VREFA $) /\left(\right.$ GAIN1A $\left.\times 2^{24}\right)$ |
| $7: 0$ | RESERVED | R | 00000000 b | Reserved <br> Always reads 000000000b.. |

### 8.6.1.76 ADC1A_GCAL Register (Address $=86 \mathrm{~h}$ ) [Reset $=0000 \mathrm{~h}$ ]

Return to the Summary Table.
Figure 8-121. ADC1A_GCAL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GCAL1A[15:0] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GCAL1A[15:0] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |

Table 8-102. ADC1A_GCAL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | GCAL1A[15:0] | R/W | 0000000000000 <br> 000b | ADC1A gain calibration bits $[15: 0]$ <br> Value provided in two's complement format. <br> LSB size $=1 / 2^{16}=0.000015$ |
|  |  |  |  | Mapping: <br> $0111111111111111 \mathrm{~b}=1.499985$ <br> $00000000000001 \mathrm{~b}=1.000015$ <br> $0000000000000000 \mathrm{~b}=1$ |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

### 8.6.1.77 OCCA_CFG Register (Address $=87 \mathrm{~h}$ ) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-122. OCCA_CFG Register


Table 8-103. OCCA_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | OCCA_EN | R/W | 0b | ADC1A overcurrent comparator enable <br> Enables the digital fast filter and digital comparator on ADC1A. ADC1A must be enabled to use the overcurrent comparator. The fast filter is not affected by the STARTA and STOPA bits. <br> $\mathrm{Ob}=$ Disabled <br> 1b = Enabled |
| 14 | OCCA_POL | R/W | 0b | OCCA pin polarity selection <br> Selects the polarity of the OCCA pin. The actual output behavior of the GPIO3/OCCA pin, when configured as OCCA output in the GPIO3_SRC bit, depends on the GPIO3_FMT setting. An OCCA fault is active when any of the OCCA_HTn or OCCA_LTn bits are active. $0 \mathrm{~b}=$ Active low. In case of a fault a logic low level is driven. <br> $1 \mathrm{~b}=$ Active high. In case of a fault a logic high level is driven. |
| 13 | RESERVED | R/W | Ob | Reserved Always write 0b. |
| 12:8 | OCCA_NUM[4:0] | R/W | 00000b | ADC1A overcurrent comparator deglitch filter selection <br> Selects the number of conversions the output of the ADC1A digital fast filter must exceed the set high or low thresholds to trip the OCCA_HTn or OCCA_LTn comparator output. The fast filter path uses a SINC3 filter with a fixed OSR $=64$. The counter starts again whenever the digital fast filter output falls below the threshold, means there is no hysteresis. <br> $00000 \mathrm{~b}=1$ <br> $00001 \mathrm{~b}=2$ <br> $00010 b=3$ <br> $00011 b=4$ <br> $00100 \mathrm{~b}=5$ <br> $00101 b=6$ <br> 00110b $=7$ <br> 00111b $=8$ <br> 01000b $=9$ <br> 01001b = 10 <br> 01010b $=12$ <br> $01011 b=14$ <br> $01100 b=16$ <br> $01101 b=18$ <br> $01110 b=20$ <br> 01111b $=22$ <br> $10000 b=24$ <br> $10001 b=26$ <br> $10010 b=28$ <br> $10011 b=32$ <br> $10100 b=40$ <br> $10101 b=48$ <br> $10110 b=56$ <br> $10111 b=64$ <br> $11000 \mathrm{~b}=72$ <br> $11001 b=80$ <br> $11010 b=88$ <br> $11011 b=96$ <br> $11100 \mathrm{~b}=104$ <br> $11101 b=112$ <br> $11110 b=120$ <br> $11111 \mathrm{~b}=128$ |
| 7:0 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b |

### 8.6.1.78 OCCA_HIGH_THRESHOLD Register (Address $=88 \mathrm{~h}$ ) [Reset $=7$ 7FFFh]

Return to the Summary Table.
Figure 8-123. OCCA_HIGH_THRESHOLD Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCCA_HIGH_TH[15:0] |  |  |  |  |  |  |  |
| R/W-0111111111111111b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OCCA_HIGH_TH[15:0] |  |  |  |  |  |  |  |
| R/W-0111111111111111b |  |  |  |  |  |  |  |

Table 8-104. OCCA_HIGH_THRESHOLD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | OCCA_HIGH_TH[15:0] | R/W | 011111111111111 <br> 1 b | ADC1A overcurrent comparator high threshold bits [15:0] <br> Value provided in two's complement format. <br> LSB size $=\left(2 \times\right.$ VREFA $/\left(\right.$ GAIN1A $\left.\times 2^{16}\right)$ <br> Values larger than the high threshold trigger an OCCA_HTn event. Setting the value to + FS <br> ( $=7$ FFFh) disables the high threshold detection. |

### 8.6.1.79 OCCA_LOW_THRESHOLD Register (Address $=89 \mathrm{~h}$ ) [Reset $=8000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-124. OCCA_LOW_THRESHOLD Register

| 15 | 14 | 13 | 12 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | OCCA_LOW_TH[15:0] |  |  |  |
|  |  | R/W-1000000000000000b |  |  |  |
| 7 | 5 | 4 | 3 | 1 |  |
|  | OCCA_LOW_TH[15:0] | 0 |  |  |  |
|  | R/W-1000000000000000b |  |  |  |  |

Table 8-105. OCCA_LOW_THRESHOLD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | OCCA_LOW_TH[15:0] | R/W | 1000000000000 <br> 000 b | ADC1A overcurrent comparator low threshold bits [15:0] <br> Value provided in two's complement format. <br> LSB size $=(2 \times$ VREFA $) /\left(G A I N 1 A \times 2^{26}\right)$ |
| Values smaller than the low threshold trigger an OCCA_LTn event. Setting the value to -FS |  |  |  |  |
| $(=8000 \mathrm{~h})$ disables the low threshold detection. |  |  |  |  |

### 8.6.1.80 SPARE_8Ah Register (Address $=8 \mathrm{Ah})$ [Reset $=5555 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-125. SPARE_8Ah Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPARE[15:0] |  |  |  |  |  |  |  |
| R/W-0101010101010101b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SPARE[15:0] |  |  |  |  |  |  |  |
| R/W-0101010101010101b |  |  |  |  |  |  |  |

Table 8-106. SPARE_8Ah Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SPARE[15:0] | R/W | 0101010101010 <br> 101 b | Spare bits <br> Provided as R/W bits as a means to check the register map section 2 CRC. Bit settings <br> have no effect. |

### 8.6.1.81 ADC2A_CFG1 Register $($ Address $=8 B h)$ [Reset $=8010 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-126. ADC2A_CFG1 Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC2A_EN | RESERVED |  |  |  | VCMA_EN | OWD2A_SOURCE_MUX[2:0] |  |
| R/W-1b | R-0000b |  |  | R/W-Ob |  | R/W-000b |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OWD2A_SOURCE MUX[2:0] |  | OWD2A_SINK_MUX[2:0] |  | OWD2A_SOURCE_VALUE[1:0] |  | OWD2A_SINK_VALUE[1:0] |  |
| R/W-000b |  | R/W-001b |  | R/W-00b |  | R/W-00b |  |

Table 8-107. ADC2A_CFG1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | ADC2A_EN | R/W | 1b | ADC2A enable <br> Enables ADC2A. <br> Only change settings of registers from address 8Ch to 9Fh of ADC2A when ADC2A is disabled. <br> The conversion data of ADC2A reset to 0000h and the sequence counter SEQ2A_COUNT[1:0] resets to 00b when ADC2A is disabled or when the device is put in standby or power-down mode. <br> Ob = Disabled <br> 1b = Enabled |
| 14:11 | RESERVED | R | 0000b | Reserved <br> Always reads 0000b. |
| 10 | VCMA_EN | R/W | Ob | Common-mode output buffer VCMA enable <br> Enables the common-mode output buffer VCMA on analog input V7A. <br> Ob = Disabled <br> 1b = Enabled |
| 9:7 | OWD2A_SOURCE_MUX[2:0] | R/W | 000b | ADC2A current source multiplexer selection <br> Selects the multiplexer channel for the ADC2A current source. <br> 000b $=$ VOA <br> 001b $=$ V1A <br> 010b = V2A <br> $011 b=$ V3A <br> $100 \mathrm{~b}=\mathrm{V} 4 \mathrm{~A}$ <br> 101b = V5A <br> $110 b=V 6 A$ <br> $111 \mathrm{~b}=\mathrm{V} 7 \mathrm{~A}$ |
| 6:4 | OWD2A_SINK_MUX[2:0] | R/W | 001b | ADC2A current sink multiplexer selection <br> Selects the multiplexer channel for the ADC2A current sink. <br> $000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~A}$ <br> 001b $=$ V1A <br> 010b = V2A <br> $011 b=$ V3A <br> $100 b=V 4 A$ <br> $101 \mathrm{~b}=\mathrm{V} 5 \mathrm{~A}$ <br> $110 b=V 6 A$ <br> $111 \mathrm{~b}=\mathrm{V} 7 \mathrm{~A}$ |
| 3:2 | OWD2A_SOURCE_VALUE[1:0] | R/W | 00b | ADC2A current source value selection Selects the current value for the ADC2A current source. $00 \mathrm{~b}=\mathrm{Off}$ $01 \mathrm{~b}=4 \mu \mathrm{~A}$ $10 \mathrm{~b}=40 \mu \mathrm{~A}$ $11 \mathrm{~b}=240 \mu \mathrm{~A}$ |
| 1:0 | OWD2A_SINK_VALUE[1:0] | R/W | 00b | ADC2A current sink value selection Selects the current value for the ADC2A current sink. $00 \mathrm{~b}=\mathrm{Off}$ $01 \mathrm{~b}=4 \mu \mathrm{~A}$ $10 \mathrm{~b}=40 \mu \mathrm{~A}$ $11 \mathrm{~b}=240 \mu \mathrm{~A}$ |

### 8.6.1.82 ADC2A_CFG2 Register (Address $=8 \mathrm{Ch}$ ) [Reset $=0000 \mathrm{~h}$ ]

Return to the Summary Table.
Figure 8-127. ADC2A_CFG2 Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SEQ2A_MODE[1:0] |  | RESERVED |  |  | MUX2A_DELAY[2:0] |  |  |
| R/W-00b |  | R-000b |  |  | R/W-000b |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  |  |  | OSR2A[1:0] |  |
| R-000000b |  |  |  |  |  | R/W-00b |  |

Table 8-108. ADC2A_CFG2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15:14 | SEQ2A_MODE[1:0] | R/W | 00b | ADC2A sequencer mode selection <br> Selects the way the ADC2A sequencer starts a new sequence. Setting the SEQ2A_START bit always aborts and restarts an ongoing sequence in all modes. <br> $00 \mathrm{~b}=$ Single-shot sequence mode based on SEQ2A_START bit (ADC2A runs one time through the sequence after the SEQ2A_START bit is set) <br> 01b $=$ Single-shot sequence mode based on ADC1A conversion starts or SEQ2A_START bit. This setting is only useful when ADC1A is configured for continuous-conversion mode. Sequences are started at the falling edge of DRDYAn or when the SEQ2A_START bit is set. Conversion starts triggered by the DRDYAn signal are ignored, that is do not abort and restart a sequence, while a sequence is ongoing. <br> 10b $=$ Continuous sequence mode based on SEQ2A_START bit <br> 11b $=$ Continuous sequence mode based on SEQ2A_START bit |
| 13:11 | RESERVED | R | 000b | Reserved <br> Always reads 00b. |
| 10:8 | MUX2A_DELAY[2:0] | R/W | 000b | ADC2A multiplexer delay time selection <br> Selects the delay time before starting conversion on the next sequence step. <br> $000 \mathrm{~b}=16 \times \mathrm{t}_{\text {MCLK }}\left(=2 \mu \mathrm{~s}\right.$ for $\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}$ ) <br> $001 \mathrm{~b}=64 \times \mathrm{t}_{\text {MCLK }}\left(=7.8 \mu \mathrm{~s}\right.$ for $\left.\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right)$ <br> $010 \mathrm{~b}=128 \times \mathrm{t}_{\text {MCLK }}\left(=15.6 \mu \mathrm{~s}\right.$ for $\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}$ ) <br> $011 \mathrm{~b}=256 \times \mathrm{t}_{\text {MCLK }}\left(=31.2 \mu \mathrm{~s}\right.$ for $\left.\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right)$ <br> $100 \mathrm{~b}=512 \times \mathrm{t}_{\text {MCLK }}\left(=62.5 \mu \mathrm{~s}\right.$ for $\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}$ ) <br> $101 \mathrm{~b}=1024 \times \mathrm{t}_{\text {MCLK }}\left(=124.9 \mu \mathrm{~s}\right.$ for $\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}$ ) <br> $110 \mathrm{~b}=2048 \times \mathrm{t}_{\text {MCLK }}\left(=249.9 \mu \mathrm{~s}\right.$ for $\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}$ ) <br> $111 \mathrm{~b}=4096 \times \mathrm{t}_{\text {MCLK }}\left(=499.7 \mu \mathrm{~s}\right.$ for $\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}$ ) |
| 7:2 | RESERVED | R | 000000b | Reserved <br> Always reads 000000b. |
| 1:0 | OSR2A[1:0] | R/W | 00b | ADC2A oversampling ratio selection <br> Selects the oversampling ratio for ADC2A. <br> $00 \mathrm{~b}=64$ (SINC3 OSR $=64$, conversion time $=384 \times$ t MCLK ) <br> $01 \mathrm{~b}=128$ (SINC3 OSR $=64$, SINC1 OSR $=2$, conversion time $=512 \times$ t $_{\text {MCLK }}$ ) <br> $10 \mathrm{~b}=256\left(\right.$ SINC3 OSR $=64$, SINC1 OSR $=4$, conversion time $=768 \times$ t $\left._{\text {MCLK }}\right)$ <br> $11 \mathrm{~b}=512\left(\right.$ SINC3 OSR $=64$, SINC1 OSR $=8$, conversion time $\left.=1280 \times \mathrm{t}_{\text {MCLK }}\right)$ |

### 8.6.1.83 SPARE_8Dh Register (Address $=8 \mathrm{Dh})$ [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-128. SPARE_8Dh Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED |  |  |  |  |  |  |  |
| R-00000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SPARE[7:0] |  |  |  |  |  |  |  |
| R/W-00000000b |  |  |  |  |  |  |  |

Table 8-109. SPARE_8Dh Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 8$ | RESERVED | R | 00000000 b | Reserved <br> Always reads 00000000b. |
| $7: 0$ | SPARE[7:0] | R/W | 00000000 b | Spare bits <br> Provided as R/W bits as a means to check the register map section 2 CRC. Bit settings <br> have no effect. |

### 8.6.1.84 ADC2A_OCAL Register (Address $=8 \mathrm{Eh}$ ) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-129. ADC2A_OCAL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCAL2A[15:0] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OCAL2A[15:0] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |

Table 8-110. ADC2A_OCAL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | OCAL2A[15:0] | R/W | 0000000000000 <br> 000 b | ADC2A offset calibration bits $[15: 0]$ <br> Value provided in two's complement format. <br> GAIN2A $=1:$ LSB size $=\left(2 \times\right.$ VREFA $/ 2^{16}$ <br> GAIN2A $=2,4:$ LSB size $=\left(2 \times\right.$ VREFA $/\left(2 \times 2^{16}\right)$ |

### 8.6.1.85 ADC2A_GCAL Register (Address $=8 \mathrm{Fh}$ ) [Reset $=0000 \mathrm{~h}$ ]

Return to the Summary Table.
Figure 8-130. ADC2A_GCAL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GCAL2A[15:0] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GCAL2A[15:0] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |

Table 8-111. ADC2A_GCAL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $15: 0$ | GCAL2A[15:0] | R/W | 00000000000000 <br> 000b | ADC2A gain calibration bits $[15: 0]$ <br> Value provided in two's complement format. <br> LSB size $=1 / 2^{16}=0.000015$ |
|  |  |  | Mapping: <br> $0111111111111111 \mathrm{~b}=1.499985$ <br> $00000000000001 \mathrm{~b}=1.000015$ <br> $000000000000000 \mathrm{~b}=1$ <br> $11111111111111 \mathrm{~b}=0.999985$ <br> $100000000000000 \mathrm{~b}=0.5$ |  |

### 8.6.1.86 SEQ2A_STEPO_CFG Register (Address $=90 \mathrm{~h})$ [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-131. SEQ2A_STEPO_CFG Register


Table 8-112. SEQ2A_STEPO_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2A_STEP0_EN | R/W | Ob | ADC2A sequence step 0 enable <br> Enables sequence step 0 of the ADC2A sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2A_STEP0_GAIN[1:0] | R/W | 00b | ADC2A sequence step 0 gain selection Selects the gain of ADC2A for sequence step 0 . $\begin{aligned} & 00 b=1 \\ & 01 b=2 \\ & 10 b=4 \\ & 11 b=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2A_STEPO_CH_N | R/W | 0b | ADC2A sequence step 0 negative input channel selection Selects the negative ADC2A analog input for sequence step 0 . Ob = AGNDA $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~A}$ |
| 3:0 | SEQ2A_STEPO_CH_P[3:0] | R/W | 0000b | ADC2A sequence step 0 positive input channel selection <br> Selects the positive ADC2A analog input for sequence step 0 . For settings where the negative ADC input is automatically selected, the SEQ2A_STEPO_CH_N bit has no effect. $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~A}$ <br> $0001 \mathrm{~b}=\mathrm{V} 1 \mathrm{~A}$ <br> $0010 \mathrm{~b}=\mathrm{V} 2 \mathrm{~A}$ <br> $0011 \mathrm{~b}=\mathrm{V} 3 \mathrm{~A}$ <br> $0100 \mathrm{~b}=\mathrm{V} 4 \mathrm{~A}$ <br> $0101 \mathrm{~b}=\mathrm{V} 5 \mathrm{~A}$ <br> 0110b $=$ V6A <br> $0111 \mathrm{~b}=\mathrm{V} 7 \mathrm{~A}$ <br> 1000b $=$ Temperature sensor A (negative ADC input is automatically selected) <br> 1001b = Internal short to AGNDA, disconnected from inputs (negative ADC input is automatically selected) <br> $1010 \mathrm{~b}=$ Test DAC B (negative ADC input is automatically selected) <br> $1011 \mathrm{~b}=$ AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

ADS131B26-Q1
SBASA22A - SEPTEMBER 2022 - REVISED JULY 2023

### 8.6.1.87 SEQ2A_STEP1_CFG Register (Address = 91h) [Reset = 0001h]

Return to the Summary Table.
Figure 8-132. SEQ2A_STEP1_CFG Register


Table 8-113. SEQ2A_STEP1_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2A_STEP1_EN | R/W | 0b | ADC2A sequence step 1 enable <br> Enables sequence step 1 of the ADC2A sequencer. <br> $\mathrm{Ob}=$ Disabled <br> 1b = Enabled |
| 14:13 | SEQ2A_STEP1_GAIN[1:0] | R/W | 00b | ADC2A sequence step 1 gain selection Selects the gain of ADC2A for sequence step 1. $\begin{aligned} & 00 b=1 \\ & 01 \mathrm{~b}=2 \\ & 10 \mathrm{~b}=4 \\ & 11 \mathrm{~b}=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2A_STEP1_CH_N | R/W | Ob | ADC2A sequence step 1 negative input channel selection Selects the negative ADC2A analog input for sequence step 1. $0 \mathrm{~b}=\mathrm{AGNDA}$ $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~A}$ |
| 3:0 | SEQ2A_STEP1_CH_P[3:0] | R/W | 0001b | ADC2A sequence step 1 positive input channel selection <br> Selects the positive ADC2A analog input for sequence step 1. For settings where the negative ADC input is automatically selected, the SEQ2A_STEP1_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~A}$ <br> $0001 \mathrm{~b}=\mathrm{V} 1 \mathrm{~A}$ <br> 0010b = V2A <br> $0011 b=$ V3A <br> $0100 b=V 4 A$ <br> $0101 \mathrm{~b}=\mathrm{V} 5 \mathrm{~A}$ <br> $0110 b=V 6 A$ <br> 0111b = V7A <br> 1000b $=$ Temperature sensor A (negative ADC input is automatically selected) <br> 1001b = Internal short to AGNDA, disconnected from inputs (negative ADC input is automatically selected) <br> $1010 b=$ Test DAC B (negative ADC input is automatically selected) <br> 1011b = AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

### 8.6.1.88 SEQ2A_STEP2_CFG Register (Address $=\mathbf{9 2 h}$ ) [Reset $=0002 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-133. SEQ2A_STEP2_CFG Register


Table 8-114. SEQ2A_STEP2_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2A_STEP2_EN | R/W | Ob | ADC2A sequence step 2 enable <br> Enables sequence step 2 of the ADC2A sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2A_STEP2_GAIN[1:0] | R/W | 00b | ADC2A sequence step 2 gain selection Selects the gain of ADC2A for sequence step 2. $\begin{aligned} & 00 b=1 \\ & 01 b=2 \\ & 10 b=4 \\ & 11 b=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2A_STEP2_CH_N | R/W | Ob | ADC2A sequence step 2 negative input channel selection Selects the negative ADC2A analog input for sequence step 2. $\begin{aligned} & 0 \mathrm{~b}=\mathrm{AGNDA} \\ & 1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~A} \end{aligned}$ |
| 3:0 | SEQ2A_STEP2_CH_P[3:0] | R/W | 0010b | ADC2A sequence step 2 positive input channel selection <br> Selects the positive ADC2A analog input for sequence step 2. For settings where the negative ADC input is automatically selected, the SEQ2A_STEP2_CH_N bit has no effect. $\begin{aligned} & 0000 b=V 0 A \\ & 0001 b=V 1 A \\ & 0010 b=V 2 A \\ & 0011 b=V 3 A \\ & 0100 b=V 4 A \\ & 0101 b=V 5 A \\ & 0110 b=V 6 A \\ & 0111 b=V 7 A \end{aligned}$ <br> $1000 \mathrm{~b}=$ Temperature sensor A (negative ADC input is automatically selected) <br> $1001 \mathrm{~b}=$ Internal short to AGNDA, disconnected from inputs (negative ADC input is automatically selected) <br> $1010 \mathrm{~b}=$ Test DAC B (negative ADC input is automatically selected) <br> 1011b = AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 b=$ DPWR/103 (negative ADC input is automatically selected) |

ADS131B26-Q1
SBASA22A - SEPTEMBER 2022 - REVISED JULY 2023

### 8.6.1.89 SEQ2A_STEP3_CFG Register (Address = 93h) [Reset = 0003h]

Return to the Summary Table.
Figure 8-134. SEQ2A_STEP3_CFG Register


Table 8-115. SEQ2A_STEP3_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2A_STEP3_EN | R/W | 0b | ADC2A sequence step 3 enable <br> Enables sequence step 3 of the ADC2A sequencer. <br> $\mathrm{Ob}=$ Disabled <br> 1b = Enabled |
| 14:13 | SEQ2A_STEP3_GAIN[1:0] | R/W | 00b | ADC2A sequence step 3 gain selection Selects the gain of ADC2A for sequence step 3. $\begin{aligned} & 00 b=1 \\ & 01 \mathrm{~b}=2 \\ & 10 \mathrm{~b}=4 \\ & 11 \mathrm{~b}=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2A_STEP3_CH_N | R/W | Ob | ADC2A sequence step 3 negative input channel selection Selects the negative ADC2A analog input for sequence step 3. $0 \mathrm{~b}=\mathrm{AGNDA}$ $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~A}$ |
| 3:0 | SEQ2A_STEP3_CH_P[3:0] | R/W | 0011b | ADC2A sequence step 3 positive input channel selection <br> Selects the positive ADC2A analog input for sequence step 3. For settings where the negative ADC input is automatically selected, the SEQ2A_STEP3_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~A}$ <br> $0001 \mathrm{~b}=\mathrm{V} 1 \mathrm{~A}$ <br> 0010b = V2A <br> $0011 b=$ V3A <br> $0100 b=V 4 A$ <br> $0101 \mathrm{~b}=\mathrm{V} 5 \mathrm{~A}$ <br> $0110 b=V 6 A$ <br> 0111b = V7A <br> 1000b $=$ Temperature sensor A (negative ADC input is automatically selected) <br> 1001b = Internal short to AGNDA, disconnected from inputs (negative ADC input is automatically selected) <br> $1010 b=$ Test DAC B (negative ADC input is automatically selected) <br> 1011b = AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

### 8.6.1.90 SEQ2A_STEP4_CFG Register (Address $=94 \mathrm{~h})$ [Reset $=0004 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-135. SEQ2A_STEP4_CFG Register


Table 8-116. SEQ2A_STEP4_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2A_STEP4_EN | R/W | Ob | ADC2A sequence step 4 enable <br> Enables sequence step 4 of the ADC2A sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2A_STEP4_GAIN[1:0] | R/W | 00b | ADC2A sequence step 4 gain selection Selects the gain of ADC2A for sequence step 4. $\begin{aligned} & 00 b=1 \\ & 01 b=2 \\ & 10 b=4 \\ & 11 b=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2A_STEP4_CH_N | R/W | Ob | ADC2A sequence step 4 negative input channel selection Selects the negative ADC2A analog input for sequence step 4. $\begin{aligned} & 0 \mathrm{~b}=\mathrm{AGNDA} \\ & 1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~A} \end{aligned}$ |
| 3:0 | SEQ2A_STEP4_CH_P[3:0] | R/W | 0100b | ADC2A sequence step 4 positive input channel selection <br> Selects the positive ADC2A analog input for sequence step 4. For settings where the negative ADC input is automatically selected, the SEQ2A_STEP4_CH_N bit has no effect. $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~A}$ <br> 0001b $=$ V1A <br> 0010b = V2A <br> 0011b $=$ V3A <br> $0100 b=V 4 A$ <br> 0101b $=$ V5A <br> 0110b = V6A <br> 0111b = V7A <br> $1000 \mathrm{~b}=$ Temperature sensor A (negative ADC input is automatically selected) <br> $1001 \mathrm{~b}=$ Internal short to AGNDA, disconnected from inputs (negative ADC input is <br> automatically selected) <br> $1010 \mathrm{~b}=$ Test DAC B (negative ADC input is automatically selected) <br> 1011b = AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 b=$ DPWR/103 (negative ADC input is automatically selected) |

ADS131B26-Q1
SBASA22A - SEPTEMBER 2022 - REVISED JULY 2023

### 8.6.1.91 SEQ2A_STEP5_CFG Register (Address = 95h) [Reset = 0005h]

Return to the Summary Table.
Figure 8-136. SEQ2A_STEP5_CFG Register


Table 8-117. SEQ2A_STEP5_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2A_STEP5_EN | R/W | 0b | ADC2A sequence step 5 enable <br> Enables sequence step 5 of the ADC2A sequencer. <br> $\mathrm{Ob}=$ Disabled <br> 1b = Enabled |
| 14:13 | SEQ2A_STEP5_GAIN[1:0] | R/W | 00b | ADC2A sequence step 5 gain selection Selects the gain of ADC2A for sequence step 5 . $\begin{aligned} & 00 b=1 \\ & 01 \mathrm{~b}=2 \\ & 10 \mathrm{~b}=4 \\ & 11 \mathrm{~b}=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2A_STEP5_CH_N | R/W | Ob | ADC2A sequence step 5 negative input channel selection Selects the negative ADC2A analog input for sequence step 5 . $0 \mathrm{~b}=\mathrm{AGNDA}$ $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~A}$ |
| 3:0 | SEQ2A_STEP5_CH_P[3:0] | R/W | 0101b | ADC2A sequence step 5 positive input channel selection <br> Selects the positive ADC2A analog input for sequence step 5 . For settings where the negative ADC input is automatically selected, the SEQ2A_STEP5_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~A}$ <br> $0001 \mathrm{~b}=\mathrm{V} 1 \mathrm{~A}$ <br> 0010b = V2A <br> $0011 b=$ V3A <br> $0100 b=V 4 A$ <br> $0101 \mathrm{~b}=\mathrm{V} 5 \mathrm{~A}$ <br> $0110 b=V 6 A$ <br> 0111b = V7A <br> 1000b $=$ Temperature sensor A (negative ADC input is automatically selected) <br> 1001b = Internal short to AGNDA, disconnected from inputs (negative ADC input is automatically selected) <br> $1010 b=$ Test DAC B (negative ADC input is automatically selected) <br> 1011b = AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

### 8.6.1.92 SEQ2A_STEP6_CFG Register (Address $=96 \mathrm{~h})$ [Reset $=0006 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-137. SEQ2A_STEP6_CFG Register


Table 8-118. SEQ2A_STEP6_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2A_STEP6_EN | R/W | Ob | ADC2A sequence step 6 enable <br> Enables sequence step 6 of the ADC2A sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2A_STEP6_GAIN[1:0] | R/W | 00b | ADC2A sequence step 6 gain selection Selects the gain of ADC2A for sequence step 6. $\begin{aligned} & 00 b=1 \\ & 01 b=2 \\ & 10 b=4 \\ & 11 b=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2A_STEP6_CH_N | R/W | Ob | ADC2A sequence step 6 negative input channel selection Selects the negative ADC2A analog input for sequence step 6. $\begin{aligned} & 0 \mathrm{~b}=\mathrm{AGNDA} \\ & 1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~A} \end{aligned}$ |
| 3:0 | SEQ2A_STEP6_CH_P[3:0] | R/W | 0110b | ADC2A sequence step 6 positive input channel selection <br> Selects the positive ADC2A analog input for sequence step 6 . For settings where the negative ADC input is automatically selected, the SEQ2A_STEP6_CH_N bit has no effect. $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~A}$ <br> 0001b $=$ V1A <br> 0010b = V2A <br> 0011b $=$ V3A <br> $0100 b=V 4 A$ <br> 0101b $=$ V5A <br> 0110b = V6A <br> 0111b = V7A <br> $1000 \mathrm{~b}=$ Temperature sensor A (negative ADC input is automatically selected) <br> $1001 \mathrm{~b}=$ Internal short to AGNDA, disconnected from inputs (negative ADC input is <br> automatically selected) <br> $1010 \mathrm{~b}=$ Test DAC B (negative ADC input is automatically selected) <br> $1011 \mathrm{~b}=$ AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 b=$ DPWR/103 (negative ADC input is automatically selected) |

ADS131B26-Q1
SBASA22A - SEPTEMBER 2022 - REVISED JULY 2023

### 8.6.1.93 SEQ2A_STEP7_CFG Register (Address = 97h) [Reset = 0007h]

Return to the Summary Table.
Figure 8-138. SEQ2A_STEP7_CFG Register


Table 8-119. SEQ2A_STEP7_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2A_STEP7_EN | R/W | 0b | ADC2A sequence step 7 enable <br> Enables sequence step 7 of the ADC2A sequencer. <br> $\mathrm{Ob}=$ Disabled <br> 1b = Enabled |
| 14:13 | SEQ2A_STEP7_GAIN[1:0] | R/W | 00b | ADC2A sequence step 7 gain selection Selects the gain of ADC2A for sequence step 7 . $\begin{aligned} & 00 b=1 \\ & 01 \mathrm{~b}=2 \\ & 10 \mathrm{~b}=4 \\ & 11 \mathrm{~b}=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2A_STEP7_CH_N | R/W | Ob | ADC2A sequence step 7 negative input channel selection Selects the negative ADC2A analog input for sequence step 7 . $0 \mathrm{~b}=\mathrm{AGNDA}$ $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~A}$ |
| 3:0 | SEQ2A_STEP7_CH_P[3:0] | R/W | 0111b | ADC2A sequence step 7 positive input channel selection <br> Selects the positive ADC2A analog input for sequence step 7. For settings where the negative ADC input is automatically selected, the SEQ2A_STEP7_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~A}$ <br> $0001 \mathrm{~b}=\mathrm{V} 1 \mathrm{~A}$ <br> 0010b = V2A <br> $0011 b=$ V3A <br> $0100 b=V 4 A$ <br> $0101 \mathrm{~b}=\mathrm{V} 5 \mathrm{~A}$ <br> $0110 b=V 6 A$ <br> 0111b = V7A <br> 1000b $=$ Temperature sensor A (negative ADC input is automatically selected) <br> 1001b = Internal short to AGNDA, disconnected from inputs (negative ADC input is automatically selected) <br> $1010 b=$ Test DAC B (negative ADC input is automatically selected) <br> 1011b = AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

### 8.6.1.94 SEQ2A_STEP8_CFG Register (Address $=98 \mathrm{~h}$ ) [Reset $=\mathbf{0 0 0 8 \mathrm { h }}$ ]

Return to the Summary Table.
Figure 8-139. SEQ2A_STEP8_CFG Register

| 15 | 1413 | 12 | 11 | 109 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SEQ2A_STEP8_EN | SEQ2A_STEP8_GAIN[1:0] |  |  | RESERVED |  |
| R/W-Ob | R/W-00b |  |  | R-00000000b |  |
| 7 | 6 5 | 4 | 3 | 21 | 0 |
|  | RESERVED | $\underset{\mathrm{N}}{\text { SEQ2A_STEP8_CH_}}$ |  | SEQ2A_STEP8_CH_P[3:0] |  |
| R-00000000b |  | R/W-0b |  | R/W-1000b |  |

Table 8-120. SEQ2A_STEP8_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2A_STEP8_EN | R/W | Ob | ADC2A sequence step 8 enable <br> Enables sequence step 8 of the ADC2A sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2A_STEP8_GAIN[1:0] | R/W | 00b | ADC2A sequence step 8 gain selection Selects the gain of ADC2A for sequence step 8. $\begin{aligned} & 00 b=1 \\ & 01 b=2 \\ & 10 b=4 \end{aligned}$ $11 b=4$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2A_STEP8_CH_N | R/W | Ob | ADC2A sequence step 8 negative input channel selection Selects the negative ADC2A analog input for sequence step 8. $0 \mathrm{~b}=\mathrm{AGNDA}$ $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~A}$ |
| 3:0 | SEQ2A_STEP8_CH_P[3:0] | R/W | 1000b | ADC2A sequence step 8 positive input channel selection <br> Selects the positive ADC2A analog input for sequence step 8. For settings where the negative ADC input is automatically selected, the SEQ2A_STEP8_CH_N bit has no effect. $0000 \mathrm{~b}=\mathrm{VOA}$ <br> $0001 \mathrm{~b}=\mathrm{V} 1 \mathrm{~A}$ <br> $0010 \mathrm{~b}=\mathrm{V} 2 \mathrm{~A}$ <br> $0011 \mathrm{~b}=\mathrm{V} 3 \mathrm{~A}$ <br> $0100 \mathrm{~b}=\mathrm{V} 4 \mathrm{~A}$ <br> $0101 \mathrm{~b}=\mathrm{V} 5 \mathrm{~A}$ <br> $0110 \mathrm{~b}=\mathrm{V} 6 \mathrm{~A}$ <br> 0111b = V7A <br> $1000 \mathrm{~b}=$ Temperature sensor A (negative ADC input is automatically selected) <br> 1001b = Internal short to AGNDA, disconnected from inputs (negative ADC input is automatically selected) <br> 1010b $=$ Test DAC B (negative ADC input is automatically selected) <br> 1011b $=$ AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

ADS131B26-Q1
SBASA22A - SEPTEMBER 2022 - REVISED JULY 2023

### 8.6.1.95 SEQ2A_STEP9_CFG Register (Address = 99h) [Reset = 0009h]

Return to the Summary Table.
Figure 8-140. SEQ2A_STEP9_CFG Register


Table 8-121. SEQ2A_STEP9_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2A_STEP9_EN | R/W | 0b | ADC2A sequence step 9 enable <br> Enables sequence step 9 of the ADC2A sequencer. <br> $\mathrm{Ob}=$ Disabled <br> 1b = Enabled |
| 14:13 | SEQ2A_STEP9_GAIN[1:0] | R/W | 00b | ADC2A sequence step 9 gain selection Selects the gain of ADC2A for sequence step 9 . $\begin{aligned} & 00 b=1 \\ & 01 \mathrm{~b}=2 \\ & 10 \mathrm{~b}=4 \\ & 11 \mathrm{~b}=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2A_STEP9_CH_N | R/W | Ob | ADC2A sequence step 9 negative input channel selection Selects the negative ADC2A analog input for sequence step 9. $0 \mathrm{~b}=\mathrm{AGNDA}$ $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~A}$ |
| 3:0 | SEQ2A_STEP9_CH_P[3:0] | R/W | 1001b | ADC2A sequence step 9 positive input channel selection <br> Selects the positive ADC2A analog input for sequence step 9. For settings where the negative ADC input is automatically selected, the SEQ2A_STEP9_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~A}$ <br> $0001 \mathrm{~b}=\mathrm{V} 1 \mathrm{~A}$ <br> 0010b = V2A <br> $0011 b=$ V3A <br> $0100 b=V 4 A$ <br> $0101 \mathrm{~b}=\mathrm{V} 5 \mathrm{~A}$ <br> $0110 b=V 6 A$ <br> 0111b = V7A <br> 1000b $=$ Temperature sensor A (negative ADC input is automatically selected) <br> 1001b = Internal short to AGNDA, disconnected from inputs (negative ADC input is automatically selected) <br> $1010 b=$ Test DAC B (negative ADC input is automatically selected) <br> 1011b = AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

### 8.6.1.96 SEQ2A_STEP10_CFG Register (Address = 9Ah) [Reset $=000 \mathrm{Ah}]$

Return to the Summary Table.
Figure 8-141. SEQ2A_STEP10_CFG Register


Table 8-122. SEQ2A_STEP10_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2A_STEP10_EN | R/W | 0b | ADC2A sequence step 10 enable <br> Enables sequence step 10 of the ADC2A sequencer. <br> Ob = Disabled <br> 1b $=$ Enabled |
| 14:13 | SEQ2A_STEP10_GAIN[1:0] | R/W | 00b | ADC2A sequence step 10 gain selection Selects the gain of ADC2A for sequence step 10. $\begin{aligned} & 00 b=1 \\ & 01 b=2 \\ & 10 b=4 \end{aligned}$ $11 b=4$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2A_STEP10_CH_N | R/W | Ob | ADC2A sequence step 10 negative input channel selection Selects the negative ADC2A analog input for sequence step 10. Ob = AGNDA $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~A}$ |
| 3:0 | SEQ2A_STEP10_CH_P[3:0] | R/W | 1010b | ADC2A sequence step 10 positive input channel selection <br> Selects the positive ADC2A analog input for sequence step 10. For settings where the negative ADC input is automatically selected, the SEQ2A_STEP10_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~A}$ <br> $0001 \mathrm{~b}=\mathrm{V} 1 \mathrm{~A}$ <br> $0010 \mathrm{~b}=\mathrm{V} 2 \mathrm{~A}$ <br> $0011 b=V 3 A$ <br> $0100 b=V 4 A$ <br> $0101 \mathrm{~b}=\mathrm{V} 5 \mathrm{~A}$ <br> 0110b = V6A <br> 0111b $=$ V7A <br> 1000b $=$ Temperature sensor A (negative ADC input is automatically selected) <br> 1001b = Internal short to AGNDA, disconnected from inputs (negative ADC input is automatically selected) <br> $1010 b=$ Test DAC B (negative ADC input is automatically selected) <br> 1011b = AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

ADS131B26-Q1
SBASA22A - SEPTEMBER 2022 - REVISED JULY 2023

### 8.6.1.97 SEQ2A_STEP11_CFG Register (Address = 9Bh) [Reset $=000 \mathrm{Bh}]$

Return to the Summary Table.
Figure 8-142. SEQ2A_STEP11_CFG Register


Table 8-123. SEQ2A_STEP11_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2A_STEP11_EN | R/W | 0b | ADC2A sequence step 11 enable <br> Enables sequence step 11 of the ADC2A sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2A_STEP11_GAIN[1:0] | R/W | 00b | ADC2A sequence step 11 gain selection Selects the gain of ADC2A for sequence step 11. $00 \mathrm{~b}=1$ $01 b=2$ $10 b=4$ $11 b=4$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2A_STEP11_CH_N | R/W | Ob | ADC2A sequence step 11 negative input channel selection Selects the negative ADC2A analog input for sequence step 11. $\mathrm{Ob}=\mathrm{AGNDA}$ $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~A}$ |
| 3:0 | SEQ2A_STEP11_CH_P[3:0] | R/W | 1011b | ADC2A sequence step 11 positive input channel selection <br> Selects the positive ADC2A analog input for sequence step 11. For settings where the negative ADC input is automatically selected, the SEQ2A_STEP11_CH_N bit has no effect. <br> 0000b = VOA <br> 0001b = V1A <br> 0010b = V2A <br> $0011 b=V 3 A$ <br> 0100b $=$ V4A <br> 0101b = V5A <br> 0110b = V6A <br> 0111b $=$ V7A <br> $1000 \mathrm{~b}=$ Temperature sensor A (negative ADC input is automatically selected) <br> 1001b = Internal short to AGNDA, disconnected from inputs (negative ADC input is automatically selected) <br> $1010 b=$ Test DAC B (negative ADC input is automatically selected) <br> $1011 \mathrm{~b}=$ AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=$ DVDD/2 (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

### 8.6.1.98 SEQ2A_STEP12_CFG Register (Address $=9 \mathrm{Ch}$ ) [Reset $=000 \mathrm{Ch}]$

Return to the Summary Table.
Figure 8-143. SEQ2A_STEP12_CFG Register


Table 8-124. SEQ2A_STEP12_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2A_STEP12_EN | R/W | 0b | ADC2A sequence step 12 enable <br> Enables sequence step 12 of the ADC2A sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2A_STEP12_GAIN[1:0] | R/W | 00b | ADC2A sequence step 12 gain selection Selects the gain of ADC2A for sequence step 12. $\begin{aligned} & 00 b=1 \\ & 01 b=2 \\ & 10 b=4 \\ & 11 b=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2A_STEP12_CH_N | R/W | Ob | ADC2A sequence step 12 negative input channel selection Selects the negative ADC2A analog input for sequence step 12. Ob = AGNDA $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~A}$ |
| 3:0 | SEQ2A_STEP12_CH_P[3:0] | R/W | 1100b | ADC2A sequence step 12 positive input channel selection <br> Selects the positive ADC2A analog input for sequence step 12. For settings where the negative ADC input is automatically selected, the SEQ2A_STEP12_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~A}$ <br> $0001 \mathrm{~b}=\mathrm{V} 1 \mathrm{~A}$ <br> 0010b = V2A <br> $0011 \mathrm{~b}=$ V3A <br> $0100 \mathrm{~b}=\mathrm{V} 4 \mathrm{~A}$ <br> 0101b $=$ V5A <br> $0110 \mathrm{~b}=\mathrm{V} 6 \mathrm{~A}$ <br> 0111b = V7A <br> $1000 \mathrm{~b}=$ Temperature sensor A (negative ADC input is automatically selected) <br> $1001 b=$ Internal short to AGNDA, disconnected from inputs (negative ADC input is <br> automatically selected) <br> $1010 \mathrm{~b}=$ Test DAC B (negative ADC input is automatically selected) <br> 1011b = AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

ADS131B26-Q1
SBASA22A - SEPTEMBER 2022 - REVISED JULY 2023

### 8.6.1.99 SEQ2A_STEP13_CFG Register (Address $=$ 9Dh) [Reset $=000 \mathrm{Dh}]$

Return to the Summary Table.
Figure 8-144. SEQ2A_STEP13_CFG Register


Table 8-125. SEQ2A_STEP13_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2A_STEP13_EN | R/W | 0b | ADC2A sequence step 13 enable <br> Enables sequence step 13 of the ADC2A sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2A_STEP13_GAIN[1:0] | R/W | 00b | ADC2A sequence step 13 gain selection <br> Selects the gain of ADC2A for sequence step 13. $\begin{aligned} & 00 \mathrm{~b}=1 \\ & 01 \mathrm{~b}=2 \\ & 10 \mathrm{~b}=4 \\ & 11 \mathrm{~b}=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2A_STEP13_CH_N | R/W | Ob | ADC2A sequence step 13 negative input channel selection Selects the negative ADC2A analog input for sequence step 13. $\begin{aligned} & 0 \mathrm{~b}=\mathrm{AGNDA} \\ & 1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~A} \end{aligned}$ |
| 3:0 | SEQ2A_STEP13_CH_P[3:0] | R/W | 1101b | ADC2A sequence step 13 positive input channel selection <br> Selects the positive ADC2A analog input for sequence step 13. For settings where the negative ADC input is automatically selected, the SEQ2A_STEP13_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~A}$ <br> $0001 \mathrm{~b}=\mathrm{V} 1 \mathrm{~A}$ <br> 0010b = V2A <br> $0011 b=V 3 A$ <br> $0100 \mathrm{~b}=\mathrm{V} 4 \mathrm{~A}$ <br> $0101 \mathrm{~b}=\mathrm{V} 5 \mathrm{~A}$ <br> $0110 \mathrm{~b}=\mathrm{V} 6 \mathrm{~A}$ <br> 0111b $=$ V7A <br> $1000 \mathrm{~b}=$ Temperature sensor A (negative ADC input is automatically selected) <br> 1001b = Internal short to AGNDA, disconnected from inputs (negative ADC input is automatically selected) <br> 1010b $=$ Test DAC B (negative ADC input is automatically selected) <br> 1011b = AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

### 8.6.1.100 SEQ2A_STEP14_CFG Register (Address $=9 \mathrm{Eh}$ ) [Reset $=000 \mathrm{Eh}]$

Return to the Summary Table.
Figure 8-145. SEQ2A_STEP14_CFG Register


Table 8-126. SEQ2A_STEP14_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2A_STEP14_EN | R/W | 0b | ADC2A sequence step 14 enable <br> Enables sequence step 14 of the ADC2A sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2A_STEP14_GAIN[1:0] | R/W | 00b | ADC2A sequence step 14 gain selection Selects the gain of ADC2A for sequence step 14. $\begin{aligned} & 00 b=1 \\ & 01 b=2 \\ & 10 b=4 \\ & 11 b=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2A_STEP14_CH_N | R/W | Ob | ADC2A sequence step 14 negative input channel selection Selects the negative ADC2A analog input for sequence step 14. Ob = AGNDA $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~A}$ |
| 3:0 | SEQ2A_STEP14_CH_P[3:0] | R/W | 1110b | ADC2A sequence step 14 positive input channel selection <br> Selects the positive ADC2A analog input for sequence step 14. For settings where the negative ADC input is automatically selected, the SEQ2A_STEP14_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~A}$ <br> $0001 \mathrm{~b}=\mathrm{V} 1 \mathrm{~A}$ <br> $0010 b=$ V2A <br> $0011 b=V 3 A$ <br> $0100 b=V 4 A$ <br> $0101 b=V 5 A$ <br> 0110b $=$ V6A <br> 0111b = V7A <br> $1000 \mathrm{~b}=$ Temperature sensor A (negative ADC input is automatically selected) <br> $1001 b=$ Internal short to AGNDA, disconnected from inputs (negative ADC input is <br> automatically selected) <br> $1010 \mathrm{~b}=$ Test DAC B (negative ADC input is automatically selected) <br> 1011b = AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

ADS131B26-Q1

### 8.6.1.101 SEQ2A_STEP15_CFG Register (Address $=9$ Fh) [Reset $=000 \mathrm{Fh}]$

Return to the Summary Table.
Figure 8-146. SEQ2A_STEP15_CFG Register


Table 8-127. SEQ2A_STEP15_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2A_STEP15_EN | R/W | Ob | ADC2A sequence step 15 enable <br> Enables sequence step 15 of the ADC2A sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2A_STEP15_GAIN[1:0] | R/W | 00b | ADC2A sequence step 15 gain selection Selects the gain of ADC2A for sequence step 15. $\begin{aligned} & 00 b=1 \\ & 01 \mathrm{~b}=2 \\ & 10 \mathrm{~b}=4 \\ & 11 \mathrm{~b}=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2A_STEP15_CH_N | R/W | Ob | ADC2A sequence step 15 negative input channel selection Selects the negative ADC2A analog input for sequence step 15. Ob = AGNDA $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~A}$ |
| 3:0 | SEQ2A_STEP15_CH_P[3:0] | R/W | 1111b | ADC2A sequence step 15 positive input channel selection <br> Selects the positive ADC2A analog input for sequence step 15. For settings where the negative ADC input is automatically selected, the SEQ2A_STEP15_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~A}$ <br> $0001 b=V 1 A$ <br> $0010 \mathrm{~b}=\mathrm{V} 2 \mathrm{~A}$ <br> $0011 b=$ V3A <br> $0100 b=V 4 A$ <br> $0101 \mathrm{~b}=\mathrm{V} 5 \mathrm{~A}$ <br> $0110 b=V 6 A$ <br> 0111b = V7A <br> 1000b $=$ Temperature sensor A (negative ADC input is automatically selected) <br> 1001b = Internal short to AGNDA, disconnected from inputs (negative ADC input is automatically selected) <br> $1010 b=$ Test DAC B (negative ADC input is automatically selected) <br> $1011 \mathrm{~b}=$ AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> 1101b = DVDD/2 (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

### 8.6.1.102 ADC3A_CFG Register (Address $=$ AOh) [Reset $=8010 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-147. ADC3A_CFG Register

| 15 | 14 | 13 | 12 | 1110 | 9 8 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADC3A_EN |  | RESERVED |  | GAIN3A[1:0] | MUX3A[1:0] |
| R/W-1b | R-000b |  |  | R/W-00b | R/W-00b |
| 7 | 6 | 5 | 4 | 32 | 10 |
|  |  | OWD3A_SOURCE_ MUX | OWD3A_SINK_MUX | OWD3A_SOURCE_VALUE[1:0] | OWD3A_SINK_VALUE[1:0] |
| R-00b |  | R/W-Ob | R/W-1b | R/W-00b | R/W-00b |

Table 8-128. ADC3A_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | ADC3A_EN | R/W | 1b | ADC3A enable <br> Enables ADC3A. <br> The conversion data of ADC3A reset to 000000h when ADC3A is disabled or when the device is put in standby or power-down mode. If both ADC1A and ADC3A are disabled, then the conversion counter CONV1A_COUNT[1:0] resets to 00b. <br> Ob = Disabled <br> 1b = Enabled |
| 14:12 | RESERVED | R | 000b | Reserved <br> Always reads 000b. |
| 11:10 | GAIN3A[1:0] | R/W | 00b | ADC3A gain selection <br> Selects the gain (FSR = full scale range) of ADC3A. <br> $00 \mathrm{~b}=1$ <br> $01 \mathrm{~b}=2$ <br> $10 \mathrm{~b}=4$ <br> $11 \mathrm{~b}=4$ |
| 9:8 | MUX3A[1:0] | R/W | 00b | ADC3A multiplexer channel selection <br> Selects the multiplexer channel for ADC3A. <br> $00 \mathrm{~b}=\mathrm{AINp}=\mathrm{VPA}, \mathrm{AINn}=$ VNA <br> $01 \mathrm{~b}=\mathrm{AINp}=$ VNA, AIN $n=$ VPA <br> 10b = Internal short to AGNDA. Analog inputs VPA, VNA disconnected from ADC3A. <br> 11b $=$ Test DAC B output |
| 7:6 | RESERVED | R | 00b | Reserved <br> Always reads 00b. |
| 5 | OWD3A_SOURCE_MUX | R/W | 0b | ADC3A current source multiplexer selection <br> Selects the multiplexer channel for the ADC3A current source. $\begin{aligned} & 0 \mathrm{~b}=\mathrm{VPA} \\ & 1 \mathrm{~b}=\mathrm{VNA} \end{aligned}$ |
| 4 | OWD3A_SINK_MUX | R/W | 1b | ADC3A current sink multiplexer selection <br> Selects the multiplexer channel for the ADC3A current sink. $\begin{aligned} & 0 \mathrm{~b}=\mathrm{VPA} \\ & 1 \mathrm{~b}=\mathrm{VNA} \end{aligned}$ |
| 3:2 | OWD3A_SOURCE_VALUE[1:0] | R/W | 00b | ADC3A current source value selection <br> Selects the current value for the ADC3A current source. $00 \mathrm{~b}=\mathrm{Off}$ $01 \mathrm{~b}=4 \mu \mathrm{~A}$ $10 \mathrm{~b}=40 \mu \mathrm{~A}$ $11 \mathrm{~b}=240 \mu \mathrm{~A}$ |
| 1:0 | OWD3A_SINK_VALUE[1:0] | R/W | 00b | ADC3A current sink value selection Selects the current value for the ADC3A current sink. $00 \mathrm{~b}=\mathrm{Off}$ $01 \mathrm{~b}=4 \mu \mathrm{~A}$ $10 \mathrm{~b}=40 \mu \mathrm{~A}$ $11 \mathrm{~b}=240 \mu \mathrm{~A}$ |

### 8.6.1.103 ADC3A_OCAL_MSB Register (Address $=\mathbf{A 1 h}$ ) [Reset $\boldsymbol{= 0 0 0 0 \mathrm { h } ]}$

Return to the Summary Table.
Figure 8-148. ADC3A_OCAL_MSB Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCAL3A[23:8] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OCAL3A[23:8] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |

Table 8-129. ADC3A_OCAL_MSB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | OCAL3A[23:8] | R/W | 0000000000000 <br> 000 b | ADC3A offset calibration bits [23:8] <br> Value provided in two's complement format. <br> LSB size $=(2 \times$ VREFA $) /\left(\right.$ GAIN3A $\left.\times 2^{24}\right)$ |

### 8.6.1.104 ADC3A_OCAL_LSB Register (Address $=$ A2h) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-149. ADC3A_OCAL_LSB Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCAL3A[7:0] |  |  |  |  |  |  |  |
| R/W-00000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  |  |  |  |  |
| R-00000000b |  |  |  |  |  |  |  |

Table 8-130. ADC3A_OCAL_LSB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 8$ | OCAL3A[7:0] | R/W | 00000000 b | ADC3A offset calibration bits [7:0] <br> Value provided in two's complement format. <br> LSB size $=(2 \times$ VREFA $) /\left(\right.$ GAIN3A $\left.\times 2^{24}\right)$ |
| $7: 0$ | RESERVED | R | 00000000 b | Reserved <br> Always reads 00000000 b. |

### 8.6.1.105 ADC3A_GCAL Register (Address $=$ A3h) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-150. ADC3A_GCAL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GCAL3A[15:0] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GCAL3A[15:0] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |

Table 8-131. ADC3A_GCAL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | GCAL3A[15:0] | R/W | 0000000000000 <br>  |  |
| 000 b |  |  |  |  | | ADC3A gain calibration bits $[15: 0]$ |
| :--- |
| Value provided in two's complement format. |
| LSB size $=1 / 2^{16}=0.000015$ |
| Mapping: |
| $0111111111111111 \mathrm{~b}=1.499985$ |
| $00000000000001 \mathrm{~b}=1.000015$ |
|  |

### 8.6.1.106 REGISTER_MAP2_CRC Register (Address = BEh) [Reset = 0000h]

Return to the Summary Table.
Figure 8-151. REGISTER_MAP2_CRC Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | REG_MAP2_CRC_VALUE[15:0] |  |  |  |  |
| 7 | 6 | R/W-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | REG_MAP2_CRC_VALUE[15:0] |  |  |  |  |  |

Table 8-132. REGISTER_MAP2_CRC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | REG_MAP2_CRC_VALUE[15:0] | R/W | 0000000000000 <br> 000b | Register map CRC value for section 2 <br> Register map CRC value for section 2. |

### 8.6.1.107 REGMAP3_TDACB_CFG Register (Address $=$ COh) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-152. REGMAP3_TDACB_CFG Register


Table 8-133. REGMAP3_TDACB_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | REG_MAP3_CRC_EN | R/W | Ob | Register map section 3 CRC enable <br> Enables the register map CRC for section 3 (register address space from COh to E3h). $\mathrm{Ob}=\text { Disabled }$ <br> 1b = Enabled |
| 14:3 | RESERVED | R | 000000000000b | Reserved <br> Always reads 000000000000 b. |
| 2:0 | TDACB_VALUE[2:0] | R/W | 000b | Test DAC B output value <br> Selects the output value of Test DAC B. <br> 000b $=1 \times$ VREFB/40 <br> 001b $=2 \times$ VREFB/40 <br> $010 \mathrm{~b}=4 \times$ VREFB/40 <br> $011 \mathrm{~b}=9 \times$ VREFB/40 <br> $100 b=18 \times$ VREFB $/ 40$ <br> $101 \mathrm{~b}=36 \times$ VREFB/40 <br> $110 \mathrm{~b}=-4 \times$ VREFB/40 <br> $111 \mathrm{~b}=-9 \times$ VREFB/40 |

### 8.6.1.108 GPIOB_CFG Register (Address $=\mathbf{C 1 h}$ ) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-153. GPIOB_CFG Register

| 15 | 14 | 1312 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GPIOB_PIN_CFG |  | SPARE[2:0] | GPIO1B_FMT | GPIOOB_FMT | GPIO1B_DIR | GPIOOB_DIR |
| R/W-0b |  | R/W-000b | R/W-Ob | R/W-Ob | R/W-0b | R/W-0b |
| 7 | 6 | 5 4 | 3 | 2 | 1 | 0 |
| GPIO1B_PWM_TB[1:0] |  | GPIOOB_PWM_TB[1:0] | SPARE[1:0] |  | GPO1B_DAT | GPOOB_DAT |
| R/W-00b |  | R/W-00b | R/W-00b |  | R/W-Ob | R/W-Ob |

Table 8-134. GPIOB_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | GPIOB_PIN_CFG | R/W | 0b | VPB/GPIOOB and VNB/GPIO1B pin function selection <br> Configures both the VPB/GPIOOB and VNB/GPIO1B pins as analog inputs or GPIOs. <br> Disable ADC3B (ADC3B_EN = Ob) when these pins are configured as GPIOs. Setting of the GPIOB_PIN_CFG bit is ignored and inputs are forced to analog inputs when ADC3B_EN = 1b. $\mathrm{Ob}=\text { Analog input }$ $1 b=\text { GPIO }$ |
| 14:12 | SPARE[2:0] | R/W | 000b | Spare bits <br> Provided as R/W bits as a means to check the register map section 2 CRC . Bit settings have no effect. |
| 11 | GPIO1B_FMT | R/W | Ob | GPIO1B format <br> Configures GPIO1B for static input and output levels or for PWM input levels. <br> $\mathrm{Ob}=$ When GPIO1B is configured as a digital input: Logic levels are based on static input levels. When GPIO1B is configured as a digital output: Output with static output levels. $1 \mathrm{~b}=$ When GPIO1B is configured as a digital input: Logic levels are based on PWM input decoding. When GPIO1B is configured as a digital output: Output with static output levels. GPIO1B does not have PWM output capability. |
| 10 | GPIOOB_FMT | R/W | Ob | GPIOOB format <br> Configures GPIOOB for static input and output levels or for PWM input levels. <br> $0 \mathrm{~b}=$ When GPIOOB is configured as a digital input: Logic levels are based on static input levels. When GPIOOB is configured as a digital output: Output with static output levels. $1 \mathrm{~b}=$ When GPIOOB is configured as a digital input: Logic levels are based on PWM input decoding. When GPIOOB is configured as a digital output: Output with static output levels. GPIOOB does not have PWM output capability. |
| 9 | GPIO1B_DIR | R/W | Ob | GPIO1B direction <br> Configures GPIO1B as a digital input or digital output. <br> Ob = Digital input <br> 1b = Digital output |
| 8 | GPIOOB_DIR | R/W | Ob | GPIOOB direction <br> Configures GPIOOB as a digital input or digital output. <br> Ob = Digital input <br> 1b = Digital output |
| 7:6 | GPIO1B_PWM_TB[1:0] | R/W | 00b | GPIO1B PWM time base selection <br> Selects the time base used for the PWM encoder when GPIO1B is configured as a digital input. $\begin{aligned} & 00 \mathrm{~b}=16 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 512 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right) \\ & 01 \mathrm{~b}=64 \mathrm{t}_{\text {MCLK }}\left(=1 / 128 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCK }}=8.192 \mathrm{MHz}\right) \\ & 10 \mathrm{~b}=25 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 122 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }} 8.192 \mathrm{MHz}\right) \\ & 11 \mathrm{~b}=1024 \times \mathrm{t}_{\text {MCLK }}\left(=18 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right) \end{aligned}$ |
| 5:4 | GPIOOB_PWM_TB[1:0] | R/W | 00b | GPIOOB PWM time base selection <br> Selects the time base used for the PWM encoder when GPIOOB is configured as a digital input. $\begin{aligned} & 00 \mathrm{~b}=16 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 512 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right) \\ & 01 \mathrm{~b}=64 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 128 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right) \\ & 10 \mathrm{~b}=256 \times \mathrm{t}_{\text {MCLK }}\left(=1 / 122 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }} 8.192 \mathrm{MHz}\right) \\ & 11 \mathrm{~b}=1024 \times \mathrm{t}_{\text {MCLK }}\left(=18 \mathrm{kHz} \text { for } \mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right) \end{aligned}$ |
| 3:2 | SPARE[1:0] | R/W | 00b | Spare bits <br> Provided as R/W bits as a means to check the register map section 2 CRC . Bit settings have no effect. |
| 1 | GPO1B_DAT | R/W | Ob | GPIO1B output data <br> Output value of GPIO1B when configured as an output. Bit setting has not effect when GPIO1B is configured as a digital or analog input. $\begin{aligned} & 0 \mathrm{~b}=\text { Low } \\ & 1 \mathrm{~b}=\text { High } \end{aligned}$ |
| 0 | GPOOB_DAT | R/W | 0b | GPIOOB output data <br> Output value of GPIOOB when configured as an output. Bit setting has not effect when GPIOOB is configured as a digital or analog input. $\begin{aligned} & 0 \mathrm{~b}=\text { Low } \\ & 1 \mathrm{~b}=\text { High } \end{aligned}$ |

### 8.6.1.109 ADC1B_ADC3B_CFG Register (Address $=\mathbf{C 2 h}$ ) [Reset $=0400 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-154. ADC1B_ADC3B_CFG Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED |  |  |  | CONV_MODE13B |  | OSR13B[2:0] |  |
| R-0000b |  |  |  | R/W-0b |  | R/W-100b |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  | GC13B_EN |  | GC13B_DELAY[2:0] |  |
| R-0000b |  |  |  | R/W-Ob |  | R/W-000b |  |

Table 8-135. ADC1B_ADC3B_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15:12 | RESERVED | R | 0000b | Reserved <br> Always reads 0000b. |
| 11 | CONV_MODE13B | R/W | 0b | Conversion mode selection Selects the conversion mode for ADC1B and ADC3B. <br> Ob = Continuous-conversion mode <br> $1 \mathrm{~b}=$ Single-shot conversion mode |
| 10:8 | OSR13B[2:0] | R/W | 100b | Oversampling ratio selection <br> Selects the oversampling ratio for ADC1B and ADC3B. The data rate calculates to $f_{M O D} /$ OSR. $\begin{aligned} & 000 b=64 \\ & 001 b=128 \\ & 010 b=256 \\ & 011 b=512 \\ & 100 b=1024 \\ & 101 b=2048 \\ & 110 b=4096 \\ & 111 b=8192 \end{aligned}$ |
| 7:4 | RESERVED | R | 0000b | Reserved <br> Always reads 0000b. |
| 3 | GC13B_EN | R/W | Ob | Global-chop mode enable <br> Enables the global-chop mode for ADC1B and ADC3B. <br> Ob = Disabled <br> 1b = Enabled |
| 2:0 | GC13B_DELAY[2:0] | R/W | 000b | Global-chop mode delay time selection <br> Selects the delay time in global-chop mode for ADC1B and ADC3B. $\begin{aligned} & 000 \mathrm{O}=2 \times \mathrm{t}_{\text {MOD }} \\ & 001 \mathrm{~b}=4 \times \mathrm{t}_{\text {MOD }} \\ & 010 \mathrm{~b}=8 \times \mathrm{t}_{\text {MOD }} \\ & 011 \mathrm{~b}=16 \times \mathrm{t}_{\text {MOD }} \\ & 100 \mathrm{~b}=32 \times \mathrm{t}_{\text {MOD }} \\ & 101 \mathrm{~b}=64 \times \mathrm{t}_{\text {MOD }} \\ & 110 \mathrm{~b}=128 \times \mathrm{t}_{\text {MOD }} \\ & 111 \mathrm{~b}=256 \times \mathrm{t}_{\text {MO }} \end{aligned}$ |

### 8.6.1.110 ADC1B_CFG Register (Address = C3h) [Reset = 8010h]

Return to the Summary Table.
Figure 8-155. ADC1B_CFG Register

| 15 | 14 | 13 | 12 | 1110 | 9 8 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADC1B_EN |  | RESERVED |  | GAIN1B[1:0] | MUX1B[1:0] |
| R/W-1b | R-000b |  |  | R/W-00b | R/W-00b |
| 7 | 6 | 5 | 4 | 32 | 10 |
|  |  | OWD1B_SOURCE_ $_{\text {MUX }}$ | OWD1B_SINK_MUX | OWD1B_SOURCE_VALUE[1:0] | OWD1B_SINK_VALUE[1:0] |
| R-00b |  | R/W-Ob | R/W-1b | R/W-00b | R/W-00b |

Table 8-136. ADC1B_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | ADC1B_EN | R/W | 1b | ADC1B enable <br> Enables ADC1B. <br> The conversion data of ADC1B reset to 000000h when ADC1B is disabled or when the device is put in standby or power-down mode. If both ADC1B and ADC3B are disabled, then the conversion counter CONV1B_COUNT[1:0] resets to 00b. <br> $0 \mathrm{~b}=$ Disabled <br> 1b = Enabled |
| 14:12 | RESERVED | R | 000b | Reserved <br> Always reads 000b. |
| 11:10 | GAIN1B[1:0] | R/W | 00b | ADC1B gain selection <br> Selects the gain (FSR = full scale range) of ADC1B. Gains 16 and 32 are digital gains using analog gain $=8$. $\begin{aligned} & 00 b=4 \\ & 01 b=8 \\ & 10 b=16 \\ & 11 b=32 \end{aligned}$ |
| 9:8 | MUX1B[1:0] | R/W | 00b | ADC1B multiplexer channel selection <br> Selects the multiplexer channel for ADC1B. $\begin{aligned} & 00 \mathrm{~b}=\mathrm{AINp}=\mathrm{CPB}, \mathrm{AINn}=\mathrm{CNB} \\ & 01 \mathrm{~b}=\text { AINp }=\text { CNB, AINn }=\text { CPB } \end{aligned}$ <br> 10b = Internal short to AGNDB. Analog inputs CPB, CNB disconnected from ADC1B. <br> 11b $=$ Test DAC A output |
| 7:6 | RESERVED | R | 00b | Reserved <br> Always reads 00b. |
| 5 | OWD1B_SOURCE_MUX | R/W | 0b | ADC1B current source multiplexer selection <br> Selects the multiplexer channel for the ADC1B current source. $\begin{aligned} & 0 \mathrm{~b}=\mathrm{CPB} \\ & 1 \mathrm{~b}=\mathrm{CNB} \end{aligned}$ |
| 4 | OWD1B_SINK_MUX | R/W | 1b | ADC1B current sink multiplexer selection Selects the multiplexer channel for the ADC1B current sink. $\begin{aligned} & 0 \mathrm{~b}=\mathrm{CPB} \\ & 1 \mathrm{~b}=\mathrm{CNB} \end{aligned}$ |
| 3:2 | OWD1B_SOURCE_VALUE[1:0] | R/W | 00b | ADC1B current source value selection <br> Selects the current value for the ADC1B current source. $00 \mathrm{~b}=\mathrm{Off}$ <br> $01 \mathrm{~b}=4 \mu \mathrm{~A}$ <br> $10 \mathrm{~b}=40 \mu \mathrm{~A}$ <br> $11 \mathrm{~b}=240 \mu \mathrm{~A}$ |
| 1:0 | OWD1B_SINK_VALUE[1:0] | R/W | 00b | ADC1B current sink value selection <br> Selects the current value for the ADC1B current sink. $00 \mathrm{~b}=\mathrm{Off}$ <br> $01 \mathrm{~b}=4 \mu \mathrm{~A}$ $10 \mathrm{~b}=40 \mu \mathrm{~A}$ <br> $11 \mathrm{~b}=240 \mu \mathrm{~A}$ |

### 8.6.1.111 ADC1B_OCAL_MSB Register (Address $=\mathbf{C 4 h}$ ) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-156. ADC1B_OCAL_MSB Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCAL1B[23:8] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OCAL1B[23:8] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |

Table 8-137. ADC1B_OCAL_MSB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | OCAL1B[23:8] | R/W | 0000000000000 <br> 000 b | ADC1B offset calibration bits [23:8] <br> Value provided in two's complement format. <br> LSB size $=(2 \times$ VREFB $) /\left(\right.$ GAIN1B $\left.\times 2^{24}\right)$ |

### 8.6.1.112 ADC1B_OCAL_LSB Register (Address $=\mathbf{C 5 h}$ ) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-157. ADC1B_OCAL_LSB Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCAL1B[7:0] |  |  |  |  |  |  |  |
| R/W-00000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  |  |  |  |  |
| R-00000000b |  |  |  |  |  |  |  |

Table 8-138. ADC1B_OCAL_LSB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 8$ | OCAL1B[7:0] | R/W | 00000000 b | ADC1B offset calibration bits $[7: 0]$ <br> Value provided in two's complement format. <br> LSB size $=\left(2 \times\right.$ VREFB $/ /\left(\right.$ GAIN1B $\left.\times 2^{24}\right)$ |
| $7: 0$ | RESERVED | R | 00000000 b | Reserved <br> Always reads 00000000 b. |

### 8.6.1.113 ADC1B_GCAL Register (Address $=\mathbf{C 6 h}$ ) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-158. ADC1B_GCAL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GCAL1B[15:0] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GCAL1B[15:0] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |

Table 8-139. ADC1B_GCAL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | GCAL1B[15:0] | R/W | 0000000000000 <br>  |  |
|  |  |  | ADC1B gain calibration bits [15:0] <br> Value provided in two's complement format. <br> LSB size $=1 / 2^{16}=0.000015$ <br> Mapping: |  |
|  |  |  |  | 0111111111111111b $=1.499985$ <br> $0000000000000001 \mathrm{~b}=1.000015$ <br> $00000000000000 \mathrm{~b}=1$ <br> $1111111111111111 \mathrm{~b}=0.999985$ <br> $100000000000000 \mathrm{~b}=0.5$ |

### 8.6.1.114 OCCB_CFG Register (Address $=\mathbf{C 7 h}$ ) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-159. OCCB_CFG Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCCB_EN | OCCB_POL | RESERVED |  |  | OCCB_NUM[4:0] |  |  |
| R/W-0b | R/W-0b | R/W-0b |  |  | R/W-00000b |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  |  |  |  |  |
| R-00000000b |  |  |  |  |  |  |  |

Table 8-140. OCCB_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | OCCB_EN | R/W | Ob | ADC1B overcurrent comparator enable <br> Enables the digital fast filter and digital comparator on ADC1B. ADC1B must be enabled to use the overcurrent comparator. The fast filter is not affected by the STARTB and STOPB bits. <br> $\mathrm{Ob}=$ Disabled <br> 1b = Enabled |
| 14 | OCCB_POL | R/W | Ob | OCCB pin polarity selection <br> Selects the polarity of the OCCB pin. The actual output behavior of the GPIO4/OCCB pin, when configured as OCCB output in the GPIO4_SRC bit, depends on the GPIO4_FMT setting. An OCCB fault is active when any of the OCCB_HTn or OCCB_LTn bits are active. $0 \mathrm{~b}=$ Active low. In case of a fault a logic low level is driven. <br> $1 \mathrm{~b}=$ Active high. In case of a fault a logic high level is driven. |
| 13 | RESERVED | R/W | 0b | Reserved Always write 0b. |
| 12:8 | OCCB_NUM[4:0] | R/W | 00000b | ADC1B overcurrent comparator deglitch filter selection <br> Selects the number of conversions the output of the ADC1B digital fast filter must exceed the set high or low thresholds to trip the OCCB_HTn or OCCB_LTn comparator output. The fast filter path uses a SINC3 filter with a fixed OSR $=64$. The counter starts again whenever the digital fast filter output falls below the threshold, means there is no hysteresis. <br> $00000 \mathrm{~b}=1$ <br> $00001 b=2$ <br> $00010 b=3$ <br> $00011 b=4$ <br> $00100 \mathrm{~b}=5$ <br> 00101b $=6$ <br> 00110b = 7 <br> 00111b $=8$ <br> 01000b $=9$ <br> $01001 b=10$ <br> $01010 b=12$ <br> $01011 b=14$ <br> $01100 b=16$ <br> $01101 b=18$ <br> $01110 b=20$ <br> 01111b $=22$ <br> $10000 b=24$ <br> $10001 b=26$ <br> $10010 b=28$ <br> $10011 b=32$ <br> $10100 b=40$ <br> $10101 b=48$ <br> $10110 b=56$ <br> $10111 b=64$ <br> $11000 \mathrm{~b}=72$ <br> $11001 b=80$ <br> $11010 b=88$ <br> $11011 \mathrm{~b}=96$ <br> $11100 b=104$ <br> $11101 b=112$ <br> $11110 b=120$ <br> $11111 \mathrm{~b}=128$ |
| 7:0 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |

ADS131B26-Q1

### 8.6.1.115 OCCB_HIGH_THRESHOLD Register (Address = C8h) [Reset = 7FFFh]

Return to the Summary Table.
Figure 8-160. OCCB_HIGH_THRESHOLD Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCCB_HIGH_TH[15:0] |  |  |  |  |  |  |  |
| R/W-0111111111111111b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OCCB_HIGH_TH[15:0] |  |  |  |  |  |  |  |
| R/W-0111111111111111b |  |  |  |  |  |  |  |

Table 8-141. OCCB_HIGH_THRESHOLD Register Field Descriptions
$\left.\begin{array}{|c|l|l|l|l|}\hline \text { Bit } & \text { Field } & \text { Type } & \text { Reset } & \text { Description } \\ \hline 15: 0 & \text { OCCB_HIGH_TH[15:0] } & \text { R/W } & \begin{array}{l}011111111111111 \\ 1 \mathrm{~B}\end{array} & \begin{array}{l}\text { ADC1B overcurrent comparator high threshold bits [15:0] } \\ \text { Value provided in two's complement format. } \\ \text { LSB size }=(2 \times \text { VREFB }) /(\text { GAIN1B } \times \text { 2 } 26\end{array} \\ \text { Values larger than the high threshold trigger an OCCB_HTn event. Setting the value to }+ \text { FS } \\ \text { (= 7FFFh) disables the high threshold detection. }\end{array}\right]$

### 8.6.1.116 OCCB_LOW_THRESHOLD Register (Address $=$ C9h $)$ [Reset $=8000 \mathrm{~h}$ ]

Return to the Summary Table.
Figure 8-161. OCCB_LOW_THRESHOLD Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCCB_LOW_TH[15:0] |  |  |  |  |  |  |  |
| R/W-1000000000000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OCCB_LOW_TH[15:0] |  |  |  |  |  |  |  |
| R/W-1000000000000000b |  |  |  |  |  |  |  |

Table 8-142. OCCB_LOW_THRESHOLD Register Field Descriptions
$\left.\begin{array}{|c|l|l|l|l|}\hline \text { Bit } & \text { Field } & \text { Type } & \text { Reset } & \text { Description } \\ \hline 15: 0 & \text { OCCB_LOW_TH[15:0] } & \text { R/W } & \begin{array}{l}1000000000000 \\ 000 \mathrm{~b}\end{array} & \begin{array}{l}\text { ADC1B overcurrent comparator low threshold bits [15:0] } \\ \text { Value provided in two's complement format. } \\ \text { LSB size }=(2 \times \text { VREFB }) /\left(\text { GAIN1B } \times 2^{26}\right)\end{array} \\ \text { Values smaller than the low threshold trigger an OCCB_LTn event. Setting the value to -FS } \\ (=8000 \mathrm{~h}) \text { disables the low threshold detection. }\end{array}\right]$

### 8.6.1.117 SPARE_CAh Register (Address = CAh) [Reset $=5555 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-162. SPARE_CAh Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPARE[15:0] |  |  |  |  |  |  |  |
| R/W-0101010101010101b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SPARE[15:0] |  |  |  |  |  |  |  |
| R/W-0101010101010101b |  |  |  |  |  |  |  |

Table 8-143. SPARE_CAh Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | SPARE[15:0] | R/W | 0101010101010 <br> 101 b | Spare bits <br> Provided as R/W bits as a means to check the register map section 3 CRC. Bit settings <br> have no effect. |

### 8.6.1.118 ADC2B_CFG1 Register (Address = CBh) [Reset = 8010h]

Return to the Summary Table.
Figure 8-163. ADC2B_CFG1 Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC2B_EN | RESERVED |  |  |  | VCMB_EN | OWD2B_SOURCE_MUX[2:0] |  |
| R/W-1b | R-0000b |  |  | R/W-Ob |  | R/W-000b |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OWD2B SOURCE MUX[2:0] |  | OWD2B_SINK_MUX[2:0] |  | OWD2B_SOURCE_VALUE[1:0] |  | OWD2B_SINK_VALUE[1:0] |  |
| R/W-000b |  | R/W-001b |  | R/W-00b |  | R/W-00b |  |

Table 8-144. ADC2B_CFG1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | ADC2B_EN | R/W | 1b | ADC2B enable <br> Enables ADC2B. <br> Only change settings of registers from address CCh to DFh of ADC2B when ADC2B is disabled. <br> The conversion data of ADC2B reset to 0000h and the sequence counter SEQ2B_COUNT[1:0] resets to 00b when ADC2B is disabled or when the device is put in standby or power-down mode. <br> Ob = Disabled <br> 1b = Enabled |
| 14:11 | RESERVED | R | 0000b | Reserved <br> Always reads 0000b. |
| 10 | VCMB_EN | R/W | 0b | Common-mode output buffer VCMB enable <br> Enables the common-mode output buffer VCMB on analog input V7B. <br> Ob = Disabled <br> 1b = Enabled |
| 9:7 | OWD2B_SOURCE_MUX[2:0] | R/W | 000b | ADC2B current source multiplexer selection <br> Selects the multiplexer channel for the ADC2B current source. $\begin{aligned} & 000 \mathrm{~b}=\mathrm{V} 0 B \\ & 001 \mathrm{~b}=\mathrm{V} 1 \mathrm{~B} \\ & 010 \mathrm{~b}=\mathrm{V} 2 \mathrm{~B} \\ & 011 \mathrm{~b}=\mathrm{V} 3 \mathrm{~B} \\ & 100 \mathrm{~b}=\text { V4B } \\ & 101 \mathrm{~b}=\mathrm{V} 5 \mathrm{~B} \\ & 110 \mathrm{~b}=\text { V6B } \\ & 111 \mathrm{~b}=\mathrm{V} 7 B \end{aligned}$ |
| 6:4 | OWD2B_SINK_MUX[2:0] | R/W | 001b | ADC2B current sink multiplexer selection <br> Selects the multiplexer channel for the ADC2B current sink. $\begin{aligned} & 000 b=V 0 B \\ & 001 b=V 1 B \\ & 010 b=V 2 B \\ & 011 b=V 3 B \\ & 100 b=V 4 B \\ & 101 b=V 5 B \\ & 110 b=V 6 B \\ & 111 b=V 7 B \end{aligned}$ |
| 3:2 | OWD2B_SOURCE_VALUE[1:0] | R/W | 00b | ADC2B current source value selection <br> Selects the current value for the ADC2B current source. <br> $00 \mathrm{~b}=\mathrm{Off}$ <br> $01 \mathrm{~b}=4 \mu \mathrm{~A}$ <br> $10 \mathrm{~b}=40 \mu \mathrm{~A}$ <br> $11 \mathrm{~b}=240 \mu \mathrm{~A}$ |
| 1:0 | OWD2B_SINK_VALUE[1:0] | R/W | 00b | ADC2B current sink value selection <br> Selects the current value for the ADC2B current sink. 00b = Off <br> $01 \mathrm{~b}=4 \mu \mathrm{~A}$ <br> $10 \mathrm{~b}=40 \mu \mathrm{~A}$ <br> $11 \mathrm{~b}=240 \mu \mathrm{~A}$ |

### 8.6.1.119 ADC2B_CFG2 Register (Address = CCh) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-164. ADC2B_CFG2 Register


Table 8-145. ADC2B_CFG2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15:14 | SEQ2B_MODE[1:0] | R/W | 00b | ADC2B sequencer mode selection <br> Selects the way the ADC2B sequencer starts a new sequence. Setting the SEQ2B_START bit always aborts and restarts an ongoing sequence in all modes. <br> $00 \mathrm{~b}=$ Single-shot sequence mode based on SEQ2B_START bit (ADC2B runs one time through sequence after the SEQ2B_START bit is set) <br> 01b $=$ Single-shot sequence mode based on ADC1B conversion starts or SEQ2B_START bit. This setting is only useful when ADC1B is configured for continuous-conversion mode. Sequences are started at the falling edge of DRDYBn or when the SEQ2B_START bit is set. Conversion starts triggered by the DRDYBn signal are ignored, that is do not abort and restart a sequence, while a sequence is ongoing. <br> $10 \mathrm{~b}=$ Continuous sequence mode based on SEQ2B_START bit <br> 11b $=$ Continuous sequence mode based on SEQ2B_START bit |
| 13:11 | RESERVED | R | 000b | Reserved <br> Always reads 00b. |
| 10:8 | MUX2B_DELAY[2:0] | R/W | 000b | ADC2B multiplexer delay time selection <br> Selects the delay time before starting conversion on the next sequence step. <br> $000 \mathrm{~b}=16 \times \mathrm{t}_{\text {MCLK }}\left(=2 \mu \mathrm{~s}\right.$ for $\left.\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right)$ <br> $001 \mathrm{~b}=64 \times \mathrm{t}_{\text {MCLK }}\left(=7.8 \mu \mathrm{~s}\right.$ for $\left.\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right)$ <br> $010 \mathrm{~b}=128 \times \mathrm{t}_{\text {MCLK }}\left(=15.6 \mu \mathrm{~s}\right.$ for $\left.\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right)$ <br> $011 \mathrm{~b}=256 \times \mathrm{t}_{\text {MCLK }}\left(=31.2 \mu \mathrm{~s}\right.$ for $\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}$ ) <br> $100 \mathrm{~b}=512 \times \mathrm{t}_{\text {MCLK }}\left(=62.5 \mu \mathrm{~s}\right.$ for $\left.\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right)$ <br> $101 \mathrm{~b}=1024 \times \mathrm{t}_{\text {MCLK }}\left(=124.9 \mu \mathrm{~s}\right.$ for $\left.\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right)$ <br> $110 \mathrm{~b}=2048 \times \mathrm{t}_{\text {MCLK }}\left(=249.9 \mu \mathrm{~s}\right.$ for $\left.\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}\right)$ <br> $111 \mathrm{~b}=4096 \times \mathrm{t}_{\text {MCLK }}\left(=499.7 \mu \mathrm{~s}\right.$ for $\mathrm{f}_{\text {MCLK }}=8.192 \mathrm{MHz}$ ) |
| 7:2 | RESERVED | R | 000000b | Reserved <br> Always reads 000000b. |
| 1:0 | OSR2B[1:0] | R/W | 00b | ADC2B oversampling ratio selection <br> Selects the oversampling ratio for ADC2B. <br> $00 \mathrm{~b}=64$ (SINC3 OSR $=64$, conversion time $=384 \times$ t $_{\text {MCLK }}$ ) <br> $01 \mathrm{~b}=128$ (SINC3 OSR $=64$, SINC1 OSR $=2$, conversion time $\left.=512 \times \mathrm{t}_{\text {MCLK }}\right)$ <br> $10 \mathrm{~b}=256\left(\right.$ SINC3 OSR $=64$, SINC1 OSR $=4$, conversion time $\left.=768 \times \mathrm{t}_{\text {MCLK }}\right)$ <br> $11 \mathrm{~b}=512\left(\right.$ SINC3 OSR $=64$, SINC1 OSR $=8$, conversion time $\left.=1280 \times \mathrm{t}_{\text {MCLK }}\right)$ |

### 8.6.1.120 SPARE_CDh Register (Address = CDh) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-165. SPARE_CDh Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED |  |  |  |  |  |  |  |
| R-00000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SPARE[7:0] |  |  |  |  |  |  |  |
| R/W-00000000b |  |  |  |  |  |  |  |

Table 8-146. SPARE_CDh Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 8$ | RESERVED | R | 00000000 b | Reserved <br> Always reads 00000000 b. |
| $7: 0$ | SPARE[7:0] | R/W | 00000000 b | Spare bits <br> Provided as R/W bits as a means to check the register map section 3 CRC. Bit settings <br> have no effect. |

### 8.6.1.121 ADC2B_OCAL Register (Address $=$ CEh) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-166. ADC2B_OCAL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCAL2B[15:0] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OCAL2B[15:0] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |

Table 8-147. ADC2B_OCAL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | OCAL2B[15:0] | R/W | 0000000000000 <br> 000 b | ADC2B offset calibration bits $[15: 0]$ <br> Value provided in two's complement format. <br> GAIN2B $=1:$ LSB size $=(2 \times$ VREFB $) / 2^{16}$ <br> GAIN2B $=2,4:$ LSB size $=(2 \times$ VREFB $) /\left(2 \times 2^{16}\right)$ |

### 8.6.1.122 ADC2B_GCAL Register (Address $=\mathbf{C F h}$ ) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-167. ADC2B_GCAL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GCAL2B[15:0] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GCAL2B[15:0] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |

Table 8-148. ADC2B_GCAL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | GCAL2B[15:0] | R/W | 0000000000000 <br>  |  |
| 000 b |  |  |  |  | | ADC2B gain calibration bits $[15: 0]$ |
| :--- |
| Value provided in two's complement format. |
| LSB size $=1 / 2^{16}=0.000015$ |
| Mapping: |
| $011111111111111 \mathrm{~b}=1.499985$ |
|  |

ADS131B26-Q1
SBASA22A - SEPTEMBER 2022 - REVISED JULY 2023

### 8.6.1.123 SEQ2B_STEP0_CFG Register (Address = DOh) [Reset = 0000h]

Return to the Summary Table.
Figure 8-168. SEQ2B_STEPO_CFG Register


Table 8-149. SEQ2B_STEPO_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2B_STEPO_EN | R/W | Ob | ADC2B sequence step 0 enable <br> Enables sequence step 0 of the ADC2B sequencer. <br> $0 \mathrm{~b}=$ Disabled <br> 1b = Enabled |
| 14:13 | SEQ2B_STEP0_GAIN[1:0] | R/W | 00b | ADC2B sequence step 0 gain selection Selects the gain of ADC2B for sequence step 0 . $00 \mathrm{~b}=1$ $01 \mathrm{~b}=2$ $10 \mathrm{~b}=4$ $11 \mathrm{~b}=4$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2B_STEPO_CH_N | R/W | Ob | ADC2B sequence step 0 negative input channel selection Selects the negative ADC2B analog input for sequence step 0 . $\mathrm{Ob}=\mathrm{AGNDB}$ $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~B}$ |
| 3:0 | SEQ2B_STEP0_CH_P[3:0] | R/W | 0000b | ADC2B sequence step 0 positive input channel selection <br> Selects the positive ADC2B analog input for sequence step 0 . For settings where the negative ADC input is automatically selected, the SEQ2B_STEPO_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~B}$ <br> 0001b = V1B <br> 0010b = V2B <br> $0011 b=V 3 B$ <br> 0100b $=$ V4B <br> $0101 b=V 5 B$ <br> 0110b = V6B <br> 0111b = V7B <br> $1000 \mathrm{~b}=$ Temperature sensor $B$ (negative ADC input is automatically selected) <br> 1001b = Internal short to AGNDB, disconnected from inputs (negative ADC input is automatically selected) <br> $1010 \mathrm{~b}=$ Test DAC A (negative ADC input is automatically selected) <br> $1011 \mathrm{~b}=$ AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 b=$ DPWR/103 (negative ADC input is automatically selected) |

### 8.6.1.124 SEQ2B_STEP1_CFG Register (Address = D1h) [Reset $=0001 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-169. SEQ2B_STEP1_CFG Register


Table 8-150. SEQ2B_STEP1_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2B_STEP1_EN | R/W | Ob | ADC2B sequence step 1 enable <br> Enables sequence step 1 of the ADC2B sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2B_STEP1_GAIN[1:0] | R/W | 00b | ADC2B sequence step 1 gain selection Selects the gain of ADC2B for sequence step 1 . $\begin{aligned} & 00 b=1 \\ & 01 b=2 \\ & 10 b=4 \end{aligned}$ $11 \mathrm{~b}=4$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2B_STEP1_CH_N | R/W | Ob | ADC2B sequence step 1 negative input channel selection Selects the negative ADC2B analog input for sequence step 1. Ob = AGNDB $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~B}$ |
| 3:0 | SEQ2B_STEP1_CH_P[3:0] | R/W | 0001b | ADC2B sequence step 1 positive input channel selection <br> Selects the positive ADC2B analog input for sequence step 1. For settings where the negative ADC input is automatically selected, the SEQ2B_STEP1_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~B}$ <br> $0001 \mathrm{~b}=\mathrm{V} 1 \mathrm{~B}$ <br> 0010b = V2B <br> $0011 \mathrm{~b}=\mathrm{V} 3 \mathrm{~B}$ <br> $0100 \mathrm{~b}=\mathrm{V} 4 \mathrm{~B}$ <br> 0101b = V5B <br> $0110 \mathrm{~b}=\mathrm{V} 6 \mathrm{~B}$ <br> 0111b = V7B <br> $1000 \mathrm{~b}=$ Temperature sensor B (negative ADC input is automatically selected) <br> $1001 \mathrm{~b}=$ Internal short to AGNDB, disconnected from inputs (negative ADC input is <br> automatically selected) <br> $1010 \mathrm{~b}=$ Test DAC A (negative ADC input is automatically selected) <br> 1011b $=$ AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

ADS131B26-Q1
SBASA22A - SEPTEMBER 2022 - REVISED JULY 2023

### 8.6.1.125 SEQ2B_STEP2_CFG Register (Address = D2h) [Reset = 0002h]

Return to the Summary Table.
Figure 8-170. SEQ2B_STEP2_CFG Register


Table 8-151. SEQ2B_STEP2_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2B_STEP2_EN | R/W | 0b | ADC2B sequence step 2 enable <br> Enables sequence step 2 of the ADC2B sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2B_STEP2_GAIN[1:0] | R/W | 00b | ADC2B sequence step 2 gain selection Selects the gain of ADC2B for sequence step 2. $\begin{aligned} & 00 \mathrm{~b}=1 \\ & 01 \mathrm{~b}=2 \\ & 10 \mathrm{~b}=4 \\ & 11 \mathrm{~b}=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2B_STEP2_CH_N | R/W | Ob | ADC2B sequence step 2 negative input channel selection Selects the negative ADC2B analog input for sequence step 2. $\mathrm{Ob}=\mathrm{AGNDB}$ $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~B}$ |
| 3:0 | SEQ2B_STEP2_CH_P[3:0] | R/W | 0010b | ADC2B sequence step 2 positive input channel selection <br> Selects the positive ADC2B analog input for sequence step 2. For settings where the negative ADC input is automatically selected, the SEQ2B_STEP2_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~B}$ <br> $0001 b=V 1 B$ <br> 0010b = V2B <br> 0011b = V3B <br> $0100 \mathrm{~b}=\mathrm{V} 4 \mathrm{~B}$ <br> 0101b $=$ V5B <br> $0110 b=V 6 B$ <br> 0111b = V7B <br> 1000b $=$ Temperature sensor $B$ (negative ADC input is automatically selected) <br> 1001b = Internal short to AGNDB, disconnected from inputs (negative ADC input is automatically selected) <br> $1010 \mathrm{~b}=$ Test DAC A (negative ADC input is automatically selected) <br> $1011 \mathrm{~b}=$ AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> 1101b = DVDD/2 (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

### 8.6.1.126 SEQ2B_STEP3_CFG Register (Address = D3h) [Reset = 0003h]

Return to the Summary Table.
Figure 8-171. SEQ2B_STEP3_CFG Register


Table 8-152. SEQ2B_STEP3_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2B_STEP3_EN | R/W | Ob | ADC2B sequence step 3 enable <br> Enables sequence step 3 of the ADC2B sequencer. <br> 0b = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2B_STEP3_GAIN[1:0] | R/W | 00b | ADC2B sequence step 3 gain selection Selects the gain of ADC2B for sequence step 3. $00 \mathrm{~b}=1$ $01 \mathrm{~b}=2$ $10 \mathrm{~b}=4$ $11 \mathrm{~b}=4$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2B_STEP3_CH_N | R/W | 0b | ADC2B sequence step 3 negative input channel selection Selects the negative ADC2B analog input for sequence step 3. $\mathrm{Ob}=\mathrm{AGNDB}$ $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~B}$ |
| 3:0 | SEQ2B_STEP3_CH_P[3:0] | R/W | 0011b | ADC2B sequence step 3 positive input channel selection <br> Selects the positive ADC2B analog input for sequence step 3 . For settings where the negative ADC input is automatically selected, the SEQ2B_STEP3_CH_N bit has no effect. $0000 \mathrm{~b}=\mathrm{VOB}$ $0001 \mathrm{~b}=\mathrm{V} 1 \mathrm{~B}$ $0010 \mathrm{~b}=\mathrm{V} 2 \mathrm{~B}$ $0011 \mathrm{~b}=\mathrm{V} 3 \mathrm{~B}$ <br> $0100 \mathrm{~b}=\mathrm{V} 4 \mathrm{~B}$ <br> $0101 \mathrm{~b}=\mathrm{V} 5 \mathrm{~B}$ <br> $0110 \mathrm{~b}=\mathrm{V} 6 \mathrm{~B}$ <br> 0111b = V7B <br> $1000 \mathrm{~b}=$ Temperature sensor B (negative ADC input is automatically selected) <br> 1001b = Internal short to AGNDB, disconnected from inputs (negative ADC input is automatically selected) <br> 1010b $=$ Test DAC A (negative ADC input is automatically selected) <br> 1011b $=$ AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> 1101b = DVDD/2 (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> 1111b = DPWR/103 (negative ADC input is automatically selected) |

ADS131B26-Q1
SBASA22A - SEPTEMBER 2022 - REVISED JULY 2023

### 8.6.1.127 SEQ2B_STEP4_CFG Register (Address = D4h) [Reset = 0004h]

Return to the Summary Table.
Figure 8-172. SEQ2B_STEP4_CFG Register


Table 8-153. SEQ2B_STEP4_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2B_STEP4_EN | R/W | 0b | ADC2B sequence step 4 enable <br> Enables sequence step 4 of the ADC2B sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2B_STEP4_GAIN[1:0] | R/W | 00b | ADC2B sequence step 4 gain selection Selects the gain of ADC2B for sequence step 4. $\begin{aligned} & 00 b=1 \\ & 01 b=2 \\ & 10 b=4 \end{aligned}$ $11 b=4$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2B_STEP4_CH_N | R/W | Ob | ADC2B sequence step 4 negative input channel selection Selects the negative ADC2B analog input for sequence step 4. $\mathrm{Ob}=\mathrm{AGNDB}$ $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~B}$ |
| 3:0 | SEQ2B_STEP4_CH_P[3:0] | R/W | 0100b | ADC2B sequence step 4 positive input channel selection <br> Selects the positive ADC2B analog input for sequence step 4. For settings where the negative ADC input is automatically selected, the SEQ2B_STEP4_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~B}$ <br> $0001 b=V 1 B$ <br> 0010b = V2B <br> 0011b = V3B <br> $0100 \mathrm{~b}=\mathrm{V} 4 \mathrm{~B}$ <br> 0101b $=$ V5B <br> $0110 b=V 6 B$ <br> 0111b = V7B <br> 1000b $=$ Temperature sensor $B$ (negative ADC input is automatically selected) <br> 1001b = Internal short to AGNDB, disconnected from inputs (negative ADC input is automatically selected) <br> $1010 \mathrm{~b}=$ Test DAC A (negative ADC input is automatically selected) <br> $1011 \mathrm{~b}=$ AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> 1101b = DVDD/2 (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

### 8.6.1.128 SEQ2B_STEP5_CFG Register (Address = D5h) [Reset = 0005h]

Return to the Summary Table.
Figure 8-173. SEQ2B_STEP5_CFG Register


Table 8-154. SEQ2B_STEP5_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2B_STEP5_EN | R/W | Ob | ADC2B sequence step 5 enable <br> Enables sequence step 5 of the ADC2B sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2B_STEP5_GAIN[1:0] | R/W | 00b | ADC2B sequence step 5 gain selection Selects the gain of ADC2B for sequence step 5 . $\begin{aligned} & 00 b=1 \\ & 01 b=2 \\ & 10 b=4 \\ & 11 b=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2B_STEP5_CH_N | R/W | 0b | ADC2B sequence step 5 negative input channel selection Selects the negative ADC2B analog input for sequence step 5. Ob = AGNDB $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~B}$ |
| 3:0 | SEQ2B_STEP5_CH_P[3:0] | R/W | 0101b | ADC2B sequence step 5 positive input channel selection <br> Selects the positive ADC2B analog input for sequence step 5 . For settings where the negative ADC input is automatically selected, the SEQ2B_STEP5_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~B}$ <br> $0001 \mathrm{~b}=\mathrm{V} 1 \mathrm{~B}$ <br> 0010b = V2B <br> 0011b = V3B <br> $0100 \mathrm{~b}=\mathrm{V} 4 \mathrm{~B}$ <br> $0101 \mathrm{~b}=\mathrm{V} 5 \mathrm{~B}$ <br> 0110b = V6B <br> 0111b = V7B <br> $1000 \mathrm{~b}=$ Temperature sensor B (negative ADC input is automatically selected) <br> $1001 \mathrm{~b}=$ Internal short to AGNDB, disconnected from inputs (negative ADC input is automatically selected) <br> $1010 \mathrm{~b}=$ Test DAC A (negative ADC input is automatically selected) <br> 1011b $=$ AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

ADS131B26-Q1
SBASA22A - SEPTEMBER 2022 - REVISED JULY 2023

### 8.6.1.129 SEQ2B_STEP6_CFG Register (Address = D6h) [Reset = 0006h]

Return to the Summary Table.
Figure 8-174. SEQ2B_STEP6_CFG Register


Table 8-155. SEQ2B_STEP6_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2B_STEP6_EN | R/W | 0b | ADC2B sequence step 6 enable <br> Enables sequence step 6 of the ADC2B sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2B_STEP6_GAIN[1:0] | R/W | 00b | ADC2B sequence step 6 gain selection Selects the gain of ADC2B for sequence step 6 . $\begin{aligned} & 00 \mathrm{~b}=1 \\ & 01 \mathrm{~b}=2 \\ & 10 \mathrm{~b}=4 \\ & 11 \mathrm{~b}=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2B_STEP6_CH_N | R/W | Ob | ADC2B sequence step 6 negative input channel selection Selects the negative ADC2B analog input for sequence step 6. $\mathrm{Ob}=\mathrm{AGNDB}$ $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~B}$ |
| 3:0 | SEQ2B_STEP6_CH_P[3:0] | R/W | 0110b | ADC2B sequence step 6 positive input channel selection <br> Selects the positive ADC2B analog input for sequence step 6. For settings where the negative ADC input is automatically selected, the SEQ2B_STEP6_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~B}$ <br> $0001 b=V 1 B$ <br> 0010b = V2B <br> 0011b = V3B <br> $0100 \mathrm{~b}=\mathrm{V} 4 \mathrm{~B}$ <br> 0101b $=$ V5B <br> $0110 b=V 6 B$ <br> 0111b = V7B <br> 1000b $=$ Temperature sensor $B$ (negative ADC input is automatically selected) <br> 1001b = Internal short to AGNDB, disconnected from inputs (negative ADC input is automatically selected) <br> $1010 \mathrm{~b}=$ Test DAC A (negative ADC input is automatically selected) <br> $1011 \mathrm{~b}=$ AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> 1101b = DVDD/2 (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

### 8.6.1.130 SEQ2B_STEP7_CFG Register (Address $=$ D7h) [Reset $=0007 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-175. SEQ2B_STEP7_CFG Register


Table 8-156. SEQ2B_STEP7_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2B_STEP7_EN | R/W | Ob | ADC2B sequence step 7 enable <br> Enables sequence step 7 of the $A D C 2 B$ sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2B_STEP7_GAIN[1:0] | R/W | 00b | ADC2B sequence step 7 gain selection Selects the gain of ADC2B for sequence step 7 . $\begin{aligned} & 00 b=1 \\ & 01 b=2 \\ & 10 b=4 \\ & 11 b=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2B_STEP7_CH_N | R/W | Ob | ADC2B sequence step 7 negative input channel selection Selects the negative ADC2B analog input for sequence step 7 . $0 \mathrm{~b}=\mathrm{AGNDB}$ $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~B}$ |
| 3:0 | SEQ2B_STEP7_CH_P[3:0] | R/W | 0111b | ADC2B sequence step 7 positive input channel selection <br> Selects the positive ADC2B analog input for sequence step 7. For settings where the negative ADC input is automatically selected, the SEQ2B_STEP7_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~B}$ <br> $0001 \mathrm{~b}=\mathrm{V} 1 \mathrm{~B}$ <br> 0010b = V2B <br> 0011b $=$ V $3 B$ <br> $0100 \mathrm{~b}=\mathrm{V} 4 \mathrm{~B}$ <br> 0101b $=$ V5B <br> $0110 \mathrm{~b}=\mathrm{V} 6 \mathrm{~B}$ <br> 0111b = V7B <br> $1000 \mathrm{~b}=$ Temperature sensor B (negative ADC input is automatically selected) <br> $1001 \mathrm{~b}=$ Internal short to AGNDB, disconnected from inputs (negative ADC input is automatically selected) <br> $1010 \mathrm{~b}=$ Test DAC A (negative ADC input is automatically selected) <br> 1011b $=$ AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

ADS131B26-Q1
SBASA22A - SEPTEMBER 2022 - REVISED JULY 2023

### 8.6.1.131 SEQ2B_STEP8_CFG Register (Address = D8h) [Reset = 0008h]

Return to the Summary Table.
Figure 8-176. SEQ2B_STEP8_CFG Register


Table 8-157. SEQ2B_STEP8_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2B_STEP8_EN | R/W | 0b | ADC2B sequence step 8 enable <br> Enables sequence step 8 of the ADC2B sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2B_STEP8_GAIN[1:0] | R/W | 00b | ADC2B sequence step 8 gain selection Selects the gain of ADC2B for sequence step 8. $\begin{aligned} & 00 b=1 \\ & 01 \mathrm{~b}=2 \\ & 10 \mathrm{~b}=4 \\ & 11 \mathrm{~b}=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2B_STEP8_CH_N | R/W | Ob | ADC2B sequence step 8 negative input channel selection Selects the negative ADC2B analog input for sequence step 8. $\mathrm{Ob}=\mathrm{AGNDB}$ $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~B}$ |
| 3:0 | SEQ2B_STEP8_CH_P[3:0] | R/W | 1000b | ADC2B sequence step 8 positive input channel selection <br> Selects the positive ADC2B analog input for sequence step 8. For settings where the negative ADC input is automatically selected, the SEQ2B_STEP8_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~B}$ <br> $0001 b=V 1 B$ <br> 0010b = V2B <br> 0011b = V3B <br> $0100 \mathrm{~b}=\mathrm{V} 4 \mathrm{~B}$ <br> 0101b $=$ V5B <br> $0110 b=V 6 B$ <br> 0111b = V7B <br> 1000b $=$ Temperature sensor $B$ (negative ADC input is automatically selected) <br> 1001b = Internal short to AGNDB, disconnected from inputs (negative ADC input is automatically selected) <br> $1010 \mathrm{~b}=$ Test DAC A (negative ADC input is automatically selected) <br> $1011 \mathrm{~b}=$ AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> 1101b = DVDD/2 (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

### 8.6.1.132 SEQ2B_STEP9_CFG Register (Address $=$ D9h) [Reset $=0009 \mathrm{~h}$ ]

Return to the Summary Table.
Figure 8-177. SEQ2B_STEP9_CFG Register


Table 8-158. SEQ2B_STEP9_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2B_STEP9_EN | R/W | Ob | ADC2B sequence step 9 enable <br> Enables sequence step 9 of the ADC2B sequencer. <br> 0b = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2B_STEP9_GAIN[1:0] | R/W | 00b | ADC2B sequence step 9 gain selection Selects the gain of ADC2B for sequence step 9. $00 \mathrm{~b}=1$ $01 \mathrm{~b}=2$ $10 \mathrm{~b}=4$ $11 \mathrm{~b}=4$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2B_STEP9_CH_N | R/W | 0b | ADC2B sequence step 9 negative input channel selection Selects the negative ADC2B analog input for sequence step 9 . $0 \mathrm{~b}=\mathrm{AGNDB}$ $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~B}$ |
| 3:0 | SEQ2B_STEP9_CH_P[3:0] | R/W | 1001b | ADC2B sequence step 9 positive input channel selection <br> Selects the positive ADC2B analog input for sequence step 9 . For settings where the negative ADC input is automatically selected, the SEQ2B_STEP9_CH_N bit has no effect. $0000 \mathrm{~b}=\mathrm{VOB}$ <br> $0001 \mathrm{~b}=\mathrm{V} 1 \mathrm{~B}$ <br> $0010 \mathrm{~b}=\mathrm{V} 2 \mathrm{~B}$ <br> $0011 \mathrm{~b}=\mathrm{V} 3 \mathrm{~B}$ <br> $0100 \mathrm{~b}=\mathrm{V} 4 \mathrm{~B}$ <br> $0101 \mathrm{~b}=\mathrm{V} 5 \mathrm{~B}$ <br> $0110 \mathrm{~b}=\mathrm{V} 6 \mathrm{~B}$ <br> 0111b = V7B <br> $1000 \mathrm{~b}=$ Temperature sensor B (negative ADC input is automatically selected) <br> 1001b = Internal short to AGNDB, disconnected from inputs (negative ADC input is automatically selected) <br> 1010b $=$ Test DAC A (negative ADC input is automatically selected) <br> 1011b $=$ AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

ADS131B26-Q1

### 8.6.1.133 SEQ2B_STEP10_CFG Register (Address = DAh) [Reset = 000Ah]

Return to the Summary Table.
Figure 8-178. SEQ2B_STEP10_CFG Register


Table 8-159. SEQ2B_STEP10_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2B_STEP10_EN | R/W | Ob | ADC2B sequence step 10 enable <br> Enables sequence step 10 of the $A D C 2 B$ sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2B_STEP10_GAIN[1:0] | R/W | 00b | ADC2B sequence step 10 gain selection Selects the gain of ADC2B for sequence step 10. $\begin{aligned} & 00 b=1 \\ & 01 \mathrm{~b}=2 \\ & 10 \mathrm{~b}=4 \\ & 11 \mathrm{~b}=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2B_STEP10_CH_N | R/W | 0b | ADC2B sequence step 10 negative input channel selection Selects the negative ADC2B analog input for sequence step 10. $\mathrm{Ob}=\mathrm{AGNDB}$ $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~B}$ |
| 3:0 | SEQ2B_STEP10_CH_P[3:0] | R/W | 1010b | ADC2B sequence step 10 positive input channel selection <br> Selects the positive ADC2B analog input for sequence step 10. For settings where the negative ADC input is automatically selected, the SEQ2B_STEP10_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~B}$ <br> $0001 b=V 1 B$ <br> 0010b = V2B <br> 0011b = V3B <br> $0100 \mathrm{~b}=\mathrm{V} 4 \mathrm{~B}$ <br> $0101 b=V 5 B$ <br> $0110 b=V 6 B$ <br> 0111b = V7B <br> 1000b $=$ Temperature sensor $B$ (negative ADC input is automatically selected) <br> 1001b = Internal short to AGNDB, disconnected from inputs (negative ADC input is <br> automatically selected) <br> 1010b = Test DAC A (negative ADC input is automatically selected) <br> $1011 \mathrm{~b}=$ AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> 1101b = DVDD/2 (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

### 8.6.1.134 SEQ2B_STEP11_CFG Register (Address = DBh) [Reset $=\mathbf{0 0 0 B h}]$

Return to the Summary Table.
Figure 8-179. SEQ2B_STEP11_CFG Register


Table 8-160. SEQ2B_STEP11_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2B_STEP11_EN | R/W | 0b | ADC2B sequence step 11 enable <br> Enables sequence step 11 of the ADC2B sequencer. <br> Ob = Disabled <br> $1 \mathrm{~b}=$ Enabled |
| 14:13 | SEQ2B_STEP11_GAIN[1:0] | R/W | 00b | ADC2B sequence step 11 gain selection <br> Selects the gain of ADC2B for sequence step 11. $\begin{aligned} & 00 b=1 \\ & 01 b=2 \\ & 10 b=4 \\ & 11 b=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2B_STEP11_CH_N | R/W | Ob | ADC2B sequence step 11 negative input channel selection Selects the negative ADC2B analog input for sequence step 11. $\begin{aligned} & \text { Ob }=\text { AGNDB } \\ & 1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~B} \end{aligned}$ |
| 3:0 | SEQ2B_STEP11_CH_P[3:0] | R/W | 1011b | ADC2B sequence step 11 positive input channel selection <br> Selects the positive ADC2B analog input for sequence step 11. For settings where the negative ADC input is automatically selected, the SEQ2B_STEP11_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~B}$ <br> $0001 \mathrm{~b}=\mathrm{V} 1 \mathrm{~B}$ <br> 0010b = V2B <br> 0011b $=$ V3B <br> $0100 \mathrm{~b}=\mathrm{V} 4 \mathrm{~B}$ <br> 0101b = V5B <br> $0110 \mathrm{~b}=\mathrm{V} 6 \mathrm{~B}$ <br> 0111b $=$ V7B <br> $1000 \mathrm{~b}=$ Temperature sensor B (negative ADC input is automatically selected) <br> $1001 \mathrm{~b}=$ Internal short to AGNDB, disconnected from inputs (negative ADC input is automatically selected) <br> 1010b = Test DAC A (negative ADC input is automatically selected) <br> 1011b = AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

### 8.6.1.135 SEQ2B_STEP12_CFG Register (Address $=\mathbf{D C h})$ [Reset $=000 \mathrm{Ch}]$

Return to the Summary Table.
Figure 8-180. SEQ2B_STEP12_CFG Register


Table 8-161. SEQ2B_STEP12_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2B_STEP12_EN | R/W | Ob | ADC2B sequence step 12 enable <br> Enables sequence step 12 of the $\mathrm{ADC2B}$ sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2B_STEP12_GAIN[1:0] | R/W | 00b | ADC2B sequence step 12 gain selection Selects the gain of ADC2B for sequence step 12. $\begin{aligned} & 00 b=1 \\ & 01 b=2 \\ & 10 b=4 \\ & 11 b=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b |
| 4 | SEQ2B_STEP12_CH_N | R/W | 0b | ADC2B sequence step 12 negative input channel selection Selects the negative ADC2B analog input for sequence step 12. $\mathrm{Ob}=\mathrm{AGNDB}$ $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~B}$ |
| 3:0 | SEQ2B_STEP12_CH_P[3:0] | R/W | 1100b | ADC2B sequence step 12 positive input channel selection <br> Selects the positive ADC2B analog input for sequence step 12. For settings where the negative ADC input is automatically selected, the SEQ2B_STEP12_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~B}$ <br> $0001 b=V 1 B$ <br> 0010b = V2B <br> 0011b = V3B <br> $0100 \mathrm{~b}=\mathrm{V} 4 \mathrm{~B}$ <br> $0101 b=V 5 B$ <br> $0110 b=V 6 B$ <br> 0111b = V7B <br> 1000b $=$ Temperature sensor $B$ (negative ADC input is automatically selected) <br> 1001b = Internal short to AGNDB, disconnected from inputs (negative ADC input is <br> automatically selected) <br> 1010b = Test DAC A (negative ADC input is automatically selected) <br> $1011 \mathrm{~b}=$ AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> 1101b = DVDD/2 (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

### 8.6.1.136 SEQ2B_STEP13_CFG Register $($ Address $=$ DDh $)$ [Reset $=000 \mathrm{Dh}]$

Return to the Summary Table.
Figure 8-181. SEQ2B_STEP13_CFG Register


Table 8-162. SEQ2B_STEP13_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2B_STEP13_EN | R/W | 0b | ADC2B sequence step 13 enable <br> Enables sequence step 13 of the $A D C 2 B$ sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2B_STEP13_GAIN[1:0] | R/W | 00b | ADC2B sequence step 13 gain selection Selects the gain of ADC2B for sequence step 13. <br> $00 \mathrm{~b}=1$ <br> $01 \mathrm{~b}=2$ <br> $10 \mathrm{~b}=4$ <br> $11 \mathrm{~b}=4$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2B_STEP13_CH_N | R/W | Ob | ADC2B sequence step 13 negative input channel selection Selects the negative ADC2B analog input for sequence step 13. Ob = AGNDB $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~B}$ |
| 3:0 | SEQ2B_STEP13_CH_P[3:0] | R/W | 1101b | ADC2B sequence step 13 positive input channel selection <br> Selects the positive ADC2B analog input for sequence step 13. For settings where the negative ADC input is automatically selected, the SEQ2B_STEP13_CH_N bit has no effect. <br> 0000b = VOB <br> 0001b = V1B <br> 0010b = V2B <br> 0011b $=$ V3B <br> 0100b $=$ V4B <br> 0101b $=$ V5B <br> 0110b = V6B <br> 0111b = V7B <br> $1000 \mathrm{~b}=$ Temperature sensor B (negative ADC input is automatically selected) <br> $1001 b=$ Internal short to AGNDB, disconnected from inputs (negative ADC input is <br> automatically selected) <br> $1010 \mathrm{~b}=$ Test DAC A (negative ADC input is automatically selected) <br> 1011b = AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

ADS131B26-Q1
SBASA22A - SEPTEMBER 2022 - REVISED JULY 2023

### 8.6.1.137 SEQ2B_STEP14_CFG Register (Address = DEh) [Reset = 000Eh]

Return to the Summary Table.
Figure 8-182. SEQ2B_STEP14_CFG Register


Table 8-163. SEQ2B_STEP14_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2B_STEP14_EN | R/W | 0b | ADC2B sequence step 14 enable <br> Enables sequence step 14 of the ADC2B sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2B_STEP14_GAIN[1:0] | R/W | 00b | ADC2B sequence step 14 gain selection <br> Selects the gain of ADC2B for sequence step 14. $\begin{aligned} & 00 b=1 \\ & 01 b=2 \\ & 10 b=4 \\ & 11 b=4 \end{aligned}$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2B_STEP14_CH_N | R/W | Ob | ADC2B sequence step 14 negative input channel selection Selects the negative ADC2B analog input for sequence step 14. $\begin{aligned} & \text { Ob }=\text { AGNDB } \\ & 1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~B} \end{aligned}$ |
| 3:0 | SEQ2B_STEP14_CH_P[3:0] | R/W | 1110b | ADC2B sequence step 14 positive input channel selection <br> Selects the positive ADC2B analog input for sequence step 14. For settings where the negative ADC input is automatically selected, the SEQ2B_STEP14_CH_N bit has no effect. <br> $0000 \mathrm{~b}=\mathrm{V} 0 \mathrm{~B}$ <br> $0001 \mathrm{~b}=\mathrm{V} 1 \mathrm{~B}$ <br> 0010b = V2B <br> 0011b $=$ V3B <br> $0100 \mathrm{~b}=\mathrm{V} 4 \mathrm{~B}$ <br> 0101b = V5B <br> $0110 \mathrm{~b}=\mathrm{V} 6 \mathrm{~B}$ <br> 0111b $=$ V7B <br> $1000 \mathrm{~b}=$ Temperature sensor B (negative ADC input is automatically selected) <br> $1001 \mathrm{~b}=$ Internal short to AGNDB, disconnected from inputs (negative ADC input is automatically selected) <br> 1010b = Test DAC A (negative ADC input is automatically selected) <br> 1011b = AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

### 8.6.1.138 SEQ2B_STEP15_CFG Register (Address = DFh) [Reset = 000Fh]

Return to the Summary Table.
Figure 8-183. SEQ2B_STEP15_CFG Register


Table 8-164. SEQ2B_STEP15_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | SEQ2B_STEP15_EN | R/W | 0b | ADC2B sequence step 15 enable <br> Enables sequence step 15 of the $A D C 2 B$ sequencer. <br> Ob = Disabled <br> 1b = Enabled |
| 14:13 | SEQ2B_STEP15_GAIN[1:0] | R/W | 00b | ADC2B sequence step 15 gain selection Selects the gain of ADC2B for sequence step 15. <br> $00 \mathrm{~b}=1$ <br> $01 \mathrm{~b}=2$ <br> $10 \mathrm{~b}=4$ <br> $11 \mathrm{~b}=4$ |
| 12:5 | RESERVED | R | 00000000b | Reserved <br> Always reads 00000000b. |
| 4 | SEQ2B_STEP15_CH_N | R/W | Ob | ADC2B sequence step 15 negative input channel selection Selects the negative ADC2B analog input for sequence step 15. $\mathrm{Ob}=\mathrm{AGNDB}$ $1 \mathrm{~b}=\mathrm{V} 7 \mathrm{~B}$ |
| 3:0 | SEQ2B_STEP15_CH_P[3:0] | R/W | 1111b | ADC2B sequence step 15 positive input channel selection <br> Selects the positive ADC2B analog input for sequence step 15. For settings where the negative ADC input is automatically selected, the SEQ2B_STEP15_CH_N bit has no effect. <br> 0000b = VOB <br> 0001b = V1B <br> 0010b = V2B <br> 0011b $=$ V3B <br> 0100b $=$ V4B <br> 0101b $=$ V5B <br> 0110b = V6B <br> 0111b = V7B <br> $1000 \mathrm{~b}=$ Temperature sensor B (negative ADC input is automatically selected) <br> $1001 b=$ Internal short to AGNDB, disconnected from inputs (negative ADC input is <br> automatically selected) <br> $1010 \mathrm{~b}=$ Test DAC A (negative ADC input is automatically selected) <br> 1011b = AVDD/4 (negative ADC input is automatically selected) <br> $1100 \mathrm{~b}=$ IOVDD/4 (negative ADC input is automatically selected) <br> $1101 \mathrm{~b}=\mathrm{DVDD} / 2$ (negative ADC input is automatically selected) <br> $1110 \mathrm{~b}=\mathrm{APWR} / 103$ (negative ADC input is automatically selected) <br> $1111 \mathrm{~b}=\mathrm{DPWR} / 103$ (negative ADC input is automatically selected) |

### 8.6.1.139 ADC3B_CFG Register (Address = EOh) [Reset $=$ 8010h]

Return to the Summary Table.
Figure 8-184. ADC3B_CFG Register

| 15 | 14 | 13 | 12 | 1110 | 98 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADC3B_EN | RESERVED |  |  | GAIN3B[1:0] | MUX3B[1:0] |
| R/W-1b | R-000b |  |  | R/W-00b | R/W-00b |
| 7 | 6 | 5 | 4 | 32 | 10 |
| RESERVED |  | $\underset{\text { MUX }}{\text { OWD3B_SOURCE_ }}$ | OWD3B_SINK_MUX | OWD3B_SOURCE_VALUE[1:0] | OWD3B_SINK_VALUE[1:0] |
| R-00b |  | R/W-0b | R/W-1b | R/W-00b | R/W-00b |

Table 8-165. ADC3B_CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15 | ADC3B_EN | R/W | 1b | ADC3B enable <br> Enables ADC3B. <br> The conversion data of $A D C 3 B$ reset to 000000 h when $A D C 3 B$ is disabled or when the device is put in standby or power-down mode. If both ADC1B and ADC3B are disabled, then the conversion counter CONV1B_COUNT[1:0] resets to 00b. <br> Ob = Disabled <br> 1b = Enabled |
| 14:12 | RESERVED | R | 000b | Reserved <br> Always reads 000b. |
| 11:10 | GAIN3B[1:0] | R/W | 00b | ADC3B gain selection <br> Selects the gain (FSR = full scale range) of ADC3B. $00 \mathrm{~b}=1$ $01 \mathrm{~b}=2$ $10 \mathrm{~b}=4$ $11 \mathrm{~b}=4$ |
| 9:8 | MUX3B[1:0] | R/W | 00b | ```ADC3B multiplexer channel selection Selects the multiplexer channel for ADC3B. \(00 \mathrm{~b}=\mathrm{AINp}=\mathrm{VPB}, \mathrm{AINn}=\) VNB \(01 \mathrm{~b}=\mathrm{AINp}=\mathrm{VNB}, \mathrm{AINn}=\mathrm{VPB}\) \(10 \mathrm{~b}=\) Internal short to AGNDB. Analog inputs VPB, VNB disconnected from ADC3B. 11b = Test DAC A output``` |
| 7:6 | RESERVED | R | 00b | Reserved <br> Always reads 00b. |
| 5 | OWD3B_SOURCE_MUX | R/W | Ob | ADC3B current source multiplexer selection Selects the multiplexer channel for the ADC3B current source. $0 \mathrm{~b}=\mathrm{VPB}$ $1 \mathrm{~b}=\mathrm{VNB}$ |
| 4 | OWD3B_SINK_MUX | R/W | 1b | ADC3B current sink multiplexer selection <br> Selects the multiplexer channel for the ADC3B current sink. $\mathrm{Ob}=\mathrm{VPB}$ $1 \mathrm{~b}=\mathrm{VNB}$ |
| 3:2 | OWD3B_SOURCE_VALUE[1:0] | R/W | 00b | ADC3B current source value selection <br> Selects the current value for the ADC3B current source. 00b = Off <br> $01 \mathrm{~b}=4 \mu \mathrm{~A}$ <br> $10 \mathrm{~b}=40 \mu \mathrm{~A}$ <br> $11 \mathrm{~b}=240 \mu \mathrm{~A}$ |
| 1:0 | OWD3B_SINK_VALUE[1:0] | R/W | 00b | ADC3B current sink value selection Selects the current value for the ADC3B current sink. 00b = Off $01 \mathrm{~b}=4 \mu \mathrm{~A}$ $10 \mathrm{~b}=40 \mu \mathrm{~A}$ $11 \mathrm{~b}=240 \mu \mathrm{~A}$ |

### 8.6.1.140 ADC3B_OCAL_MSB Register (Address $=$ E1h) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-185. ADC3B_OCAL_MSB Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCAL3B[23:8] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OCAL3B[23:8] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |

Table 8-166. ADC3B_OCAL_MSB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | OCAL3B[23:8] | R/W | 0000000000000 <br> 000 b | ADC3B offset calibration bits $[23: 8]$ <br> Value provided in two's complement format. <br> LSB size $=\left(2 \times\right.$ VREFB $/\left(\right.$ GAIN3B $\left.\times 2^{24}\right)$ |

### 8.6.1.141 ADC3B_OCAL_LSB Register (Address $=$ E2h) [Reset $=\mathbf{0 0 0 0 h}]$

Return to the Summary Table.
Figure 8-186. ADC3B_OCAL_LSB Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCAL3B[7:0] |  |  |  |  |  |  |  |
| R/W-00000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  |  |  |  |  |  |  |
| R-00000000b |  |  |  |  |  |  |  |

Table 8-167. ADC3B_OCAL_LSB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 8$ | OCAL3B[7:0] | R/W | 00000000 b | ADC3B offset calibration bits $[7: 0]$ <br> Value provided in two's complement format. <br> LSB size $=(2 \times$ VREFB $) /\left(\mathrm{GAIN3B} \times 2^{24}\right)$ |
| $7: 0$ | RESERVED | R | 00000000 b | Reserved <br> Always reads $0 \times 00$. |

### 8.6.1.142 ADC3B_GCAL Register (Address $=$ E3h) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-187. ADC3B_GCAL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GCAL3B[15:0] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GCAL3B[15:0] |  |  |  |  |  |  |  |
| R/W-0000000000000000b |  |  |  |  |  |  |  |

Table 8-168. ADC3B_GCAL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | GCAL3B[15:0] | R/W | 0000000000000 <br> 000b | ADC3B gain calibration bits $[15: 0]$ <br> Value provided in two's complement format. <br> LSB size $=1 / 2^{16}=0.000015$ |
|  |  |  |  | Mapping: <br> $0111111111111111 \mathrm{~b}=1.499985$ <br> $00000000000001 \mathrm{~b}=1.000015$ <br> $0000000000000000 \mathrm{~b}=1$ <br>  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

### 8.6.1.143 REGISTER_MAP3_CRC Register (Address $=$ FEh) [Reset $=0000 \mathrm{~h}]$

Return to the Summary Table.
Figure 8-188. REGISTER_MAP3_CRC Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | REG_MAP3_CRC_VALUE[15:0] |  |  |  |  |
| 7 | 6 | R/W-0000000000000000b |  |  |  |  |
|  | 4 | 3 | 2 | 1 |  |  |
|  | REG_MAP3_CRC_VALUE[15:0] |  |  |  |  |  |

Table 8-169. REGISTER_MAP3_CRC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $15: 0$ | REG_MAP3_CRC_VALUE[15:0] | R/W | 0000000000000 <br> 000b | Register map CRC value for section 3 <br> Register map CRC value for section 3. |

## 9 Application and Implementation

Note
Information in the following applications sections is not part of the TI component specification,
and TI does not warrant its accuracy or completeness. TI's customers are responsible for
determining suitability of components for their purposes, as well as validating and testing their design
implementation to confirm system functionality.

### 9.1 Application Information

### 9.1.1 Unused Inputs and Outputs

Follow these guidelines for unused device pin connections:

- Leave any unused ADCxy analog inputs floating or connect the unused analog inputs to AGNDy.
- Tie unused GPIO pins (GPIO0 to GPIO4, GPIO0A, GPIO1A, GPIO0B, and GPIO1B) to DGND when configured as digital inputs because excessive power-supply current can result when digital inputs are left floating.
- Tie the CLK pin to DGND if the internal main oscillator is used.
- Tie the RESETn pin to IOVDD if the host does not drive the RESETn pin. The RESETn pin has an internal pulldown resistor to DGND.
- Leave the DRDYn pin unconnected if unused or connect the pin to IOVDD with a weak pullup resistor.


### 9.1.2 Minimum Interface Connections

The ADS131B26-Q1 requires at a minimum four pins for communication with a host microcontroller: CSn, SCLK, SDI, and SDO. CSn cannot be tied low permanently.
The following pins are optional, but connecting these pins to the host helps with device operation:

- DRDYn: Helps determine exactly when new conversion data on ADC1A and ADC3A or ADC1B and ADC3B are available.
- RESETn: If the SPI communication is corrupted (that is, if the RESET command cannot be sent), a hardware reset is required to recover the device. Without controlling the RESETn pin, the only way to perform a hardware reset on the device is through cycling the power supplies.
- GPIOs: The different special functions available on the various GPIO pins, such as FAULT, MHD, OCCA, and OCCB, help alert the host of device or system faults.


### 9.2 Typical Application

This section describes a typical battery management system (BMS) application circuit using the ADS131B26-Q1. The device serves the following primary functions in this BMS:

- Measure battery current redundantly through ADC1A and ADC1B with high resolution and accuracy using a low-side current-shunt sensor
- Measure peak battery currents and detect overcurrent or short-circuit conditions
- Redundantly measure battery-pack voltage simultaneously to the battery current through ADC3A and ADC3B using high-voltage resistor dividers
- Measure other voltages in the BMS through ADC2A and ADC2B using high-voltage resistor dividers (for example, voltages before and after the main contactor)
- Measure shunt temperature through ADC2A using a linear positive temperature coefficient (PTC) thermistor, the TMP61-Q1
- Redundantly measure shunt temperature through ADC2B using an analog output temperature sensor, the LMT84-Q1

Figure 9-1 illustrates the front-end for the battery management system circuit design.


Figure 9-1. The ADS131B26-Q1 in a Typical Battery Management System Application

### 9.2.1 Design Requirements

Table 9-1. Design Parameters

| DESIGN PARAMETER | VALUE |
| :--- | :---: |
| Current Measurement | $\pm 3 \mathrm{kA}$ |
| Current measurement range | $50 \mu \Omega$ |
| Current shunt value | 1 ms |
| Update rate | 0 V to 800 V |
| Battery-Pack Voltage Measurement |  |
| Voltage measurement range | $-40^{\circ} \mathrm{C} \mathrm{to}+125^{\circ} \mathrm{C}$ |
| Shunt Temperature Measurement | $\mathrm{TMP61-Q1(10-k} \mathrm{\Omega PTC)}$ |
| Temperature measurement range |  |
| Thermistor type |  |

### 9.2.2 Detailed Design Procedure

The following sections provide guidelines for selecting the external components and the configuration of the ADS131B26-Q1 for the various measurements in this application example.

### 9.2.2.1 Current-Shunt Measurement

In a typical BMS application, the current through the shunt resistor must be measured in both directions for charging and discharging the battery pack. In an overcurrent or short-circuit condition, the current can be as high as $I_{\text {BAT_MAX }}= \pm 3 \mathrm{kA}$ in this example application. Therefore, the maximum voltage drop across the shunt is up to $V_{\text {SHUNT }}=R_{\text {SHUNT }} \times I_{\text {BAT_MAX }}=50 \mu \Omega \times \pm 3 \mathrm{kA}= \pm 150 \mathrm{mV}$.
To measure this shunt voltage, ADC1A is configured for gain $=8$, which allows differential voltage measurements of $\mathrm{V}_{\text {IN1A }}=\mathrm{V}_{\text {CPA }}-\mathrm{V}_{\text {CNA }}= \pm \mathrm{V}_{\text {REFA }} / 8= \pm 1.25 \mathrm{~V} / 8= \pm 156 \mathrm{mV}$. The integrated charge pump in the device allows voltage measurements 312.5 mV below AGNDA while using a unipolar analog power supply. This bipolar voltage measurement capability is important because one side of the shunt is connected to the same GND potential as the AGNDA pin of the ADS131B26-Q1, which means that the absolute voltage that the device must measure is up to 150 mV below AGNDA.

To enable fast overcurrent detection within 1 ms while providing high accuracy and resolution, the ADS131B26Q1 is configured to operate at $4 \mathrm{kSPS}(\mathrm{OSR} \mathrm{=} \mathrm{1024))} \mathrm{using} \mathrm{global-chop} \mathrm{mode}. \mathrm{Global-chop} \mathrm{mode} \mathrm{enables}$ measurements with minimal offset error over temperature and time. The conversion time using these settings is 0.75 ms according to Equation 21. The input-referred noise is approximately $1.28 \mu \mathrm{~V}_{\mathrm{RMS}} / \sqrt{2}=0.91 \mu \mathrm{~V}_{\mathrm{RMS}}$ following the explanations in the Global-Chop Mode section. Thus, currents as small as $0.91 \mu \mathrm{~V}_{\mathrm{RMS}} / 50 \mu \Omega=18$ mA can be resolved. The resolution can be further improved by averaging the conversion results over a longer period of time in the microcontroller that interfaces with the ADS131B26-Q1.
The $-3-\mathrm{dB}$ corner frequency of the differential antialiasing filter on the analog inputs (R13, R14, and C6) is set to $1 /(2 \times \pi \times 2 \times 100 \Omega \times 47 \mathrm{nF})=16.9 \mathrm{kHz}$ to provide more then $40-\mathrm{dB}$ attenuation at the ADC1A modulator frequency. Keep the series resistor values (R13 and R14) small to avoid additional offset errors created by the voltage drop across the resistors because of the ADC1A input currents.

ADC1B is configured identical to ADC1A to allow for simultaneous sampling of the shunt voltage with the same digital filter response.

### 9.2.2.2 Battery-Pack Voltage Measurement

The 800-V battery-pack voltage is divided down to the voltage range of ADC3A using a high-voltage resistor divider consisting of $R_{23}, R_{24}, R_{25}, R_{26}$, and $R_{27}$. Gain $=1$ is used for ADC3A in this case to allow differential voltage measurements of $\mathrm{V}_{\mathrm{IN} 3 \mathrm{~A}}=\mathrm{V}_{\mathrm{VPA}}-\mathrm{V}_{\mathrm{VNA}}= \pm 1.25 \mathrm{~V}$. The battery-pack voltage measurement is a unipolar, single-ended measurement with VNA connected to HV_BAT- = AGNDA. Thus, only the voltage range from 0 V to 1.25 V of ADC3A is used. Equation 23 calculates the resistor divider ratio.

$$
\begin{equation*}
\mathrm{V}_{\text {IN3A }} / \mathrm{V}_{\text {BAT_MAX }}=1.25 \mathrm{~V} / 800 \mathrm{~V}=\mathrm{R}_{27} /\left(\mathrm{R}_{23}+\mathrm{R}_{24}+\mathrm{R}_{25}+\mathrm{R}_{26}+\mathrm{R}_{27}\right) \tag{23}
\end{equation*}
$$

The leakage current drawn by the resistor divider should be less than $100 \mu \mathrm{~A}$ in this example to avoid unnecessarily draining the battery. The resistance of the divider must therefore be larger than $\mathrm{R}_{\text {TOTAL }} \geq$ $\mathrm{V}_{\text {BAT MAX }} / I_{\text {LEAKAGE }}=800 \mathrm{~V} / 100 \mu \mathrm{~A}=8 \mathrm{M} \Omega$. The resistor values are chosen as $\mathrm{R}_{23}=\mathrm{R}_{24}=\mathrm{R}_{25}=\mathrm{R}_{26}=2 \mathrm{M} \Omega$ and $\overline{\mathrm{R}}_{27}=12 \mathrm{k} \Omega$. Thus, the maximum voltage across $\mathrm{R}_{27}$ is 1.2 V at $\mathrm{V}_{\text {BAT_MAX }}=800 \mathrm{~V}$, leaving some headroom to the maximum input voltage of 1.25 V of ADC3A.

The maximum resistance of a single resistor that can be used in an automotive circuit design is often limited to a certain value. Also, the maximum voltage a single resistor can withstand is limited. These reasons are why the high-side resistor of the divider is split into multiple resistors ( $R_{23}, R_{24}, R_{25}$, and $R_{26}$ ). Another reason is that if a single resistor has a short-circuit fault, the remaining resistors still limit the current into the ADC3A analog input pins,VPA and VNA, to safe levels.

### 9.2.2.3 Other Voltage Measurements

Other voltages in the BMS, such as the voltages before and after the main contactor, can be measured using ADC2A and ADC2B. The configuration of the ADCs and the selection of the resistor dividers follows the same guidelines as for the battery-pack voltage measurements using ADC3A and ADC3B.
In this example analog input VOA of ADC2A and analog input VOB of $A D C 2 B$ are shown for voltage measurements. The negative multiplexer channels of ADC2A and ADC2B are using AGNDA and AGNDB, respectively.

### 9.2.2.4 Shunt Temperature Measurement

The shunt temperature in this example is measured using the TMP61-Q1, a linear 10-k $\Omega$ PTC, in a typical voltage divider configuration using the analog supply (AVDD) as excitation. The PTC resistance is calculated using Equation 25, which is derived from Equation 24:

$$
\begin{align*}
& V_{\text {PTC }}=V_{V 1 A}-V_{\text {AGNDA }}=A V D D \times R_{\text {PTC }} /\left(R_{6}+R_{\text {PTC }}\right)  \tag{24}\\
& R_{\text {PTC }}=R_{6} \times V_{\text {PTC }} /\left(A V D D-V_{\text {PTC }}\right) \tag{25}
\end{align*}
$$

The maximum input voltage on V 1 A is limited to 1.25 V when using gain $=1$ for ADC 2 A with the negative multiplexer channel of ADC2A internally connected to AGNDA. Therefore, the value of the precision resistor, $\mathrm{R}_{6}$, must be chosen so that the voltage on V 1 A stays below 1.25 V for the value range of the PTC across the temperature range to be measured. The TMP61-Q1 has the largest resistance at the most positive temperature, approximately $18 \mathrm{k} \Omega$ at $+125^{\circ} \mathrm{C}$. Following Equation 25 , that means $\mathrm{R}_{6} \geq 29.5 \mathrm{k} \Omega$. A value of $34 \mathrm{k} \Omega$ is chosen for $R_{6}$ to allow variation in the AVDD supply voltage up to 3.6 V without exceeding the maximum V1A voltage of 1.25 V .

### 9.2.2.5 Analog Output Temperature Sensor Measurement

This application example shows a redundant shunt temperature measurement using an analog output temperature sensor, LMT84-Q1. The LMT84-Q1 outputs a voltage proportional to temperature, which spans from 1.247 V at $-40^{\circ} \mathrm{C}$ to 0.332 V at $+125^{\circ} \mathrm{C}$. The temperature sensor output voltage is measured directly with ADC2B on analog input V1B with the negative multiplexer channel of ADC2A internally connected to AGNDB using gain $=1$.

### 9.2.3 Application Curves

Figure 9-2 depicts the measurement accuracy of the current measurement (ADC1A, ADC1B) over temperature for a 0-A current through the shunt. Figure 9-3 illustrates the gain error of the current measurement (ADC1A, ADC1B) over temperature excluding the error of the shunt. The offset and gain error are calibrated at $25^{\circ} \mathrm{C}$.


Figure 9-2. Offset Current Error vs Temperature (ADC1A, ADC1B)


Figure 9-3. Gain Error vs Temperature (ADC1A, ADC1B)

### 9.3 Power Supply Recommendations

### 9.3.1 Power-Supply Options

The ADS131B26-Q1 power-supply architecture shown in Figure 9-4 allows multiple ways to power the device to support different application requirements.


Figure 9-4. Power-Supply Architecture
The AVDD LDO accepts unregulated voltages between 4 V and 16 V on the APWR pin and outputs a regulated $3.3-\mathrm{V}$ AVDD supply that is available at the AVDD pin to power external circuitry. The AVDD supply powers all analog circuitry in the device. If a regulated 3.3-V supply is available in the application, the AVDD LDO can be bypassed by shorting the APWR and AVDD pins.
The negative charge pumps in section $A$ and section $B$ provide a negative supply voltage for the various gain stages of every ADC to allow input voltage measurements below GND.

The IOVDD LDO accepts unregulated voltages between 4 V and 16 V on the DPWR pin and outputs a regulated $3.3-\mathrm{V}$ IOVDD supply that is available at the IOVDD pin to power external circuitry. The IOVDD supply sets the voltage for the digital I/Os of the device. If a regulated $3.3-\mathrm{V}$ or $5-\mathrm{V}$ supply is available in the application, the IOVDD LDO can be bypassed by shorting the DPWR and IOVDD pins.

The DVDD LDO creates the $1.8-\mathrm{V}$ supply for the digital core of the device.

The following sections show the three most commonly used external power-supply options, however other combinations are possible as well.

### 9.3.1.1 Single Unregulated External 4-V to 16-V Supply (3.3-V Digital I/O Levels)

A single unregulated $4-\mathrm{V}$ to $16-\mathrm{V}$ supply (as shown in Figure 9-5) connected to both the APWR and DPWR pins can be used to power the device. No external supply is provided at the AVDD and IOVDD pins in this case. The AVDD LDO creates the internal $3.3-\mathrm{V}$ AVDD supply, and the IOVDD LDO creates the $3.3-\mathrm{V}$ I/O supply.


Figure 9-5. Single Unregulated External 4-V to 16-V Supply

### 9.3.1.2 Single Regulated External 3.3-V Supply (3.3-V Digital IO Levels)

A single regulated $3.3-\mathrm{V}$ supply connected to both the APWR and DPWR pins (as shown in Figure 9-6) can be used to power the device. In this case the APWR and AVDD pins must be shorted externally, as well as the DPWR and IOVDD pins. That way the AVDD and IOVDD LDOs are bypassed. The external 3.3-V supply is directly used as the AVDD and IOVDD supplies.


Figure 9-6. Single Regulated External 3.3-V Supply

### 9.3.1.3 Single Regulated External 5-V Supply (5-V Digital I/O Levels)

To allow operation of the digital I/Os with $5-\mathrm{V}$ levels, a single regulated $5-\mathrm{V}$ supply (shown in Figure 9-7) connected to both the APWR and DPWR pins can be used to power the device. No external supply is provided at the AVDD pin in this case. The AVDD LDO creates the internal 3.3-V AVDD supply. The DPWR and IOVDD pins must be shorted externally. That way the IOVDD LDO is bypassed. The external $5-\mathrm{V}$ supply is directly used as the IOVDD supply.


Figure 9-7. Single Regulated External 5-V Supply

### 9.3.2 Power-Supply Sequencing

The power supplies can be sequenced in any order but the analog and digital inputs must never exceed the respective analog or digital power-supply voltage limits.

### 9.3.3 Power-Supply Decoupling

Good power-supply decoupling is important to achieve optimum performance.

- APWR and AVDD must each be decoupled with a $1-\mu \mathrm{F}$ capacitor to AGND. If APWR and AVDD are shorted together, a single $1-\mu \mathrm{F}$ decoupling capacitor placed close to the AVDD pin is sufficient.
- DPWR and IOVDD must each be decoupled with a $1-\mu \mathrm{F}$ capacitor to DGND.

If DPWR and IOVDD are shorted together, a single $1-\mu \mathrm{F}$ decoupling capacitor placed close to the IOVDD pin is sufficient.

- If APWR and DPWR are shorted together, a single $1-\mu \mathrm{F}$ decoupling capacitor for the two supplies is sufficient.
- The DVDD LDO output at the DCAP pin must be decoupled with a $220-\mathrm{nF}$ capacitor to DGND.

Place the bypass capacitors as close to the power-supply pins of the device as possible with low-impedance connections. Using multilayer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics are recommended for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins can offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.

### 9.4 Layout

### 9.4.1 Layout Guidelines

For best performance, dedicate an entire PCB layer to a ground plane and do not route any other signal traces on this layer. However, depending on restrictions imposed by specific end equipment, a dedicated ground plane may not be practical. If ground plane separation is necessary, make a direct connection of the planes at the device. Do not connect individual ground planes at multiple locations because this configuration creates ground loops.

Route digital traces away from all analog inputs and associated components in order to minimize interference.
Use C0G capacitors on the analog inputs. Use ceramic capacitors (for example, X7R grade) for the powersupply decoupling capacitors. High-K capacitors (Y5V) are not recommended. Place the required capacitors as close as possible to the device pins using short, direct traces. For optimum performance, use low-impedance connections on the ground-side connections of the bypass capacitors.

When applying an external clock, be sure the clock is free of overshoot and glitches. A source-termination resistor placed at the clock buffer often helps reduce overshoot. Glitches present on the clock input can lead to noise within the conversion data.

### 9.4.2 Layout Example

Figure 9-8 shows an example layout for the ADS131B26-Q1, referencing the components of the circuit in Figure $9-1$. In general, analog signals are partitioned to the left and digital signals to the right.


Figure 9-8. Layout Example

## 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 10.1 Documentation Support

### 10.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TMP61-Q1 Automotive Grade, $\pm 1 \%$ 10-k Linear Thermistor data sheet
- Texas Instruments, LMT84-Q1 Automotive Grade, 1.5V-Capable, $10 \mu \mathrm{~A}$ Analog Output Temperature Sensor data sheet


### 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Subscribe to updates to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 10.3 Support Resources

TI E2E ${ }^{\text {TM }}$ support forums are an engineer's go-to source for fast, verified answers and design help - straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect Tl's views; see TI's Terms of Use.

### 10.4 Trademarks

TI E2E ${ }^{\text {TM }}$ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

### 10.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

INSTRUMENTS

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS131B26QPHPRQ1 | ACTIVE | HTQFP | PHP | 48 | 1000 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -40 to 125 | 131B26Q | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: Tl defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000$ ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :---: | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

Reel Width (W1)
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS131B26QPHPRQ1 | HTQFP | PHP | 48 | 1000 | 330.0 | 16.4 | 9.6 | 9.6 | 1.5 | 12.0 | 16.0 | Q2 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS131B26QPHPRQ1 | HTQFP | PHP | 48 | 1000 | 336.6 | 336.6 | 31.8 |

# GENERIC PACKAGE VIEW 

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



NOTES:
PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MS-026.
5. Feature may not be present.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. See technical brief, Powerpad thermally enhanced package, Texas Instruments Literature No. SLMA002 (www.ti.com/lit/sIma002) and SLMA004 (www.ti.com/lit/slma004).
9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.
10. Size of metal pad may vary due to creepage requirement.


NOTES: (continued)
11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated

