

Dual, 12-Bit, 3+3 or 2+2 Channel, Simultaneous Sampling Analog-to-Digital Converter

Check for Samples: [ADS7865](#)

FEATURES

- Six Pseudo- or Four Fully Differential Inputs
- SNR: 71.7dB, THD: –87dB
- Programmable Channel Sequencer
- Programmable and Buffered Internal 2.5V Reference
- Flexible Power-Down Features
- Variable Power-Supply Ranges: 2.7V to 5.5V
- Low-Power Operation: 44mW Maximum at 5V
- Operating Temperature Range: –40°C to +125°C
- Pin-Compatible Upgrade for the [ADS7862](#)

APPLICATIONS


- Motor Control
- Multi-Axis Positioning Systems
- Three-Phase Power Control

DESCRIPTION

The ADS7865 is a dual, 12-bit, 2MSPS analog-to-digital converter (ADC) with four fully differential or six pseudo-differential input channels grouped into two pairs for high-speed, simultaneous signal acquisition. Inputs to the sample-and-hold (S/H) amplifiers are fully differential and are maintained differentially to the input of the ADC. This architecture provides excellent common-mode rejection of 72dB at 100kHz, which is a critical performance characteristic in noisy environments.

The ADS7865 is pin-compatible with the ADS7862, but offers additional features such as a programmable channel sequencer and reference output, flexible supply voltage (2.7V to 5.5V for AV_{DD} and BV_{DD}), a pseudo-differential input multiplexer with three channels per ADC, and several power-down features.

The ADS7865 is offered in a TQFP-32 package. It is specified over the extended operating temperature range of –40°C to +125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2008–2012, Texas Instruments Incorporated



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range, unless otherwise noted.

		ADS7865	UNIT
Supply voltage, AV_{DD} to AGND		–0.3 to +6	V
Supply voltage, BV_{DD} to BGND		–0.3 to +6	V
Supply voltage, BV_{DD} to AV_{DD}		$1.5 \times AV_{DD}$	V
Analog and reference input voltage with respect to AGND		AGND – 0.3 to $AV_{DD} + 0.3$	V
Digital input voltage with respect to BGND		BGND – 0.3 to $BV_{DD} + 0.3$	V
Ground voltage difference AGND – BGND		0.3	V
Input current to all pins except power-supply pins		–10 to +10	mA
Maximum virtual junction temperature, T_J		+150	°C
ESD ratings	Human body model (HBM), JEDEC standard 22, test method A114-C.01, all pins	±4000	V
	Charged device model (CDM), JEDEC standard 22, test method C101, all pins	±1500	V

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range, unless otherwise noted.

PARAMETER		ADS7865			UNIT
		MIN	NOM	MAX	
Supply voltage, AV_{DD} to AGND		2.7	5.0	5.5	V
Supply voltage, BV_{DD} to BGND	Low voltage levels	2.7		3.6	V
	5V logic levels	4.5	5.0	5.5	V
Reference input voltage on REF_{IN}		0.5	2.5	2.525	V
Analog differential input voltage (CHXX+) – (CHXX–)		– V_{REF}		$+V_{REF}$	V
Operating ambient temperature range, T_A		–40		+125	°C

THERMAL CHARACTERISTICS⁽¹⁾

Over operating free-air temperature range, unless otherwise noted.

PARAMETER			ADS7865	UNIT
θ_{JA}	Junction-to-air thermal resistance	High-K thermal resistance	56.4	°C/W
θ_{JC}	Junction-to-case thermal resistance		20.8	°C/W
P_D	Device power dissipation at $AV_{DD} = 5V$ and $BV_{DD} = 3.3V$		44	mW

- (1) Tested in accordance with the High-K thermal metric definitions of EIA/JESD51-3 for leaded surface-mount packages with a 3×3 via array.

ELECTRICAL CHARACTERISTICS

At $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; over entire power-supply voltage range, $V_{REF} = 2.5\text{V}$ (internal), $f_{CLK} = 32\text{MHz}$, and $f_{DATA} = 2\text{MSPS}$, unless otherwise noted.

PARAMETER		TEST CONDITIONS	ADS7865			UNIT
			MIN	TYP ⁽¹⁾	MAX	
RESOLUTION			12			Bits
ANALOG INPUT						
FSR	Full-scale differential input range	$(CH_{xx+}) - (CH_{xx-})$	$-V_{REF}$		$+V_{REF}$	V
V_{IN}	Absolute input voltage	CH_{xx+} or CH_{xx-} to AGND	-0.1		$AV_{DD} + 0.1$	V
C_{IN}	Input capacitance	CH_{xx+} or CH_{xx-} to AGND		2		pF
C_{ID}	Differential input capacitance			4		pF
I_{IL}	Input leakage current		-50		50	nA
CMRR	Common-mode rejection ratio	Both ADCs, dc to 100kHz		72		dB
DC ACCURACY						
INL	Integral nonlinearity	$-40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$	-1.25	± 0.6	+1.25	LSB
		$-40^{\circ}\text{C} < T_A < +85^{\circ}\text{C}$	-1	± 0.5	+1	LSB
DNL	Differential nonlinearity		-1	± 0.4	+1	LSB
V_{OS}	Input offset error		-3	± 0.5	+3	LSB
	Match		-3	± 0.5	+3	LSB
dV_{OS}/dT	Input offset thermal drift			± 2		$\mu\text{V}/^{\circ}\text{C}$
G_{ERR}	Gain error		-0.6	0.15	+0.6	%
	Match		-0.6	± 0.1	+0.6	%
G_{ERR}/dT	Gain error thermal drift			± 2		ppm/ $^{\circ}\text{C}$
PSRR	Power-supply rejection ratio	$AV_{DD} = 5\text{V}$		70		dB
AC ACCURACY						
SINAD	Signal-to-noise + distortion	$V_{IN} = 5V_{PP}$ at 100kHz	69	71.3		dB
SNR	Signal-to-noise ratio	$V_{IN} = 5V_{PP}$ at 100kHz	70	71.7		dB
THD	Total harmonic distortion	$V_{IN} = 5V_{PP}$ at 100kHz		-87	-74	dB
SFDR	Spurious-free dynamic range	$V_{IN} = 5V_{PP}$ at 100kHz	74	88		dB
SAMPLING DYNAMICS						
t_{CONV}	Conversion time per ADC	$1\text{MHz} < f_{CLK} \leq 32\text{MHz}$	13			Clocks
t_{ACQ}	Acquisition time		62.5			ns
f_{DATA}	Data rate	$1\text{MHz} < f_{CLK} \leq 32\text{MHz}$	62.5		2000	kSPS
t_A	Aperture delay				6	ns
	Match			50		ps
t_{AJIT}	Aperture jitter			50		ps
f_{CLK}	Clock frequency on CLOCK		1		32	MHz

(1) All values at $T_A = +25^{\circ}\text{C}$.

ELECTRICAL CHARACTERISTICS (continued)

At $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; over entire power-supply voltage range, $V_{\text{REF}} = 2.5\text{V}$ (internal), $f_{\text{CLK}} = 32\text{MHz}$, and $f_{\text{DATA}} = 2\text{MSPS}$, unless otherwise noted.


PARAMETER		TEST CONDITIONS	ADS7865			UNIT
			MIN	TYP ⁽¹⁾	MAX	
INTERNAL VOLTAGE REFERENCE						
Resolution	Reference output DAC resolution		10			Bits
V _{REFOUT}	Reference output voltage	Over 20% to 100% DAC range	0.496		2.515	V
		DAC = 0x3FF, −40°C < T _A < +125°C	2.485	2.500	2.515	V
		DAC = 0x3FF at +25°C	2.495	2.500	2.505	V
dV _{REFOUT} /dT	Reference voltage drift		±10			ppm/°C
DNL _{DAC}	DAC differential linearity error		−4	±1	4	LSB
INL _{DAC}	DAC integral linearity error		−4	±0.5	4	LSB
V _{OSDAC}	DAC offset error	V _{REFOUT} = 0.5V	−4	±1	4	LSB
PSRR	Power-supply rejection ratio		73			dB
I _{REFOUT}	Reference output dc current		−2		+2	mA
I _{REFSC}	Reference output short-circuit current		50			mA
t _{REFON}	Reference output settling time		0.5			ms
VOLTAGE REFERENCE INPUT						
V _{REF}	Reference input voltage range		0.5		2.525	V
I _{REF}	Reference input current		50			μA
C _{REF}	Reference input capacitance		10			pF
DIGITAL INPUTS						
	Logic family	CMOS				
V _{IH}	High-level input voltage		0.7 × BV _{DD}	BV _{DD} + 0.3		V
V _{IL}	Low-level input voltage		−0.3	0.3 × BV _{DD}		V
I _{IN}	Input current	V _I = BV _{DD} to BGND	−50	+50		nA
C _I	Input capacitance		5			pF
DIGITAL OUTPUTS						
	Logic family	CMOS				
V _{OH}	High-level output voltage	I _{OH} = −100μA	BV _{DD} − 0.2			V
V _{OL}	Low-level output voltage	I _{OH} = 100μA			0.2	V
I _{OZ}	High-impedance-state output current	V _I = BV _{DD} to BGND	−50	+50		nA
C _O	Output capacitance		5			pF
C _L	Load capacitance		30			pF

ELECTRICAL CHARACTERISTICS (continued)


At $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; over entire power-supply voltage range, $V_{\text{REF}} = 2.5\text{V}$ (internal), $f_{\text{CLK}} = 32\text{MHz}$, and $f_{\text{DATA}} = 2\text{MSPS}$, unless otherwise noted.

PARAMETER		TEST CONDITIONS	ADS7865			UNIT
			MIN	TYP ⁽¹⁾	MAX	
POWER SUPPLY						
AV _{DD}	Analog supply voltage	AV _{DD} to AGND	2.7	5.0	5.5	V
BV _{DD}	Buffer I/O supply current	BV _{DD} to BGND	2.7	3.0	5.5	V
AI _{DD}	Analog supply current	AV _{DD} = 2.7V		4.1	6.0	mA
		AV _{DD} = 5V		5.6	7.5	mA
		AV _{DD} = 2.7V, NAP power-down		0.9	1.6	mA
		AV _{DD} = 5V, NAP power-down		1.1	1.8	mA
		AV _{DD} = 2.7V, deep power-down			0.001	mA
		AV _{DD} = 5V, deep power-down			0.001	mA
BI _{DD}	Buffer I/O supply current	BV _{DD} = 2.7V, C _{LOAD} = 10pF		0.6	1.7	mA
		BV _{DD} = 3.3V, C _{LOAD} = 10pF		0.8	1.9	mA
P _D	Power dissipation	AV _{DD} = 2.7V, BV _{DD} = 2.7V		12.7	21	mA
		AV _{DD} = 5.0V, BV _{DD} = 3.0V		30.6	44	mW

EQUIVALENT INPUT CIRCUIT



DEVICE INFORMATION




TERMINAL FUNCTIONS

PIN NUMBER	NAME	DESCRIPTION
1	REF _{IN}	Reference voltage input. A ceramic capacitor of 470nF (min) is required at this terminal.
2	REF _{OUT}	Reference voltage output. The programmable internal voltage reference output is available on this pin.
3	AGND	Analog ground. Connect to analog ground plane.
4	AV _{DD}	Analog power supply, 2.7V to 5.5V. Decouple to AGND with a 1μF ceramic capacitor.
5	DB11	Data bit 11, MSB
6	DB10	Data bit 10
7	DB9	Data bit 9
8	DB8	Data bit 8
9	DB7	Data bit 7
10	DB6	Data bit 6
11	DB5	Data bit 5
12	DB4	Data bit 4
13	DB3	Data bit 3
14	DB2	Data bit 2
15	DB1	Data bit 1
16	DB0	Data bit 0
17	BUSY	ADC busy indicator. BUSY goes high when the inputs are in hold mode and returns to low after the conversion has been finished.
18	CONVST	Conversion start. The ADC switches from the sample into the hold mode on the falling edge of CONVST, independent of the status of the CLOCK. The conversion itself starts with the next rising edge of CLOCK.
19	CLOCK	External clock input.
20	CS	Chip select. When low, the parallel interface of the device is active; when high, input signals are ignored and output signals are 3-state.
21	RD	Read data. Falling edge active synchronization pulse for the parallel data outputs. RD only triggers, when CS is low.
22	WR	Write data. Rising edge latches in the parallel data inputs. WR only triggers, when CS is low.

TERMINAL FUNCTIONS (continued)

PIN NUMBER	NAME	DESCRIPTION
23	BGND	Buffer I/O ground. Connect to digital ground plane.
24	BV _{DD}	Buffer I/O power supply, 2.7V to 5.5V. Decouple to BGND with a 1µF ceramic capacitor.
25	CHB1+	Noninverting analog input channel B1
26	CHB1–	Inverting analog input channel B1
27	CHB0+	Noninverting analog input channel B0
28	CHB0–	Inverting analog input channel B0
29	CHA1–	Inverting analog input channel A1
30	CHA1+	Noninverting analog input channel A1
31	CHA0–	Inverting analog input channel A0
32	CHA0+	Noninverting analog input channel A0


TIMING CHARACTERISTICS

Figure 1. Interface Timing Diagram

TIMING REQUIREMENTS⁽¹⁾

PARAMETER		TEST CONDITIONS	ADS7865			UNIT
			MIN	TYP	MAX	
t_{CONV}	Conversion time	$f_{\text{CLOCK}} = 32\text{MHz}$		13		t_{CLK}
t_{ACQ}	Acquisition time	See Figure 1	62.5			ns
f_{CLK}	CLOCK frequency		1		32	MHz
t_{CLK}	CLOCK period		31.25		1000	ns
t_{CLKL}	CLOCK low time		9.4			ns
t_{CLKH}	CLOCK high time		9.4			ns
t_1	$\overline{\text{CONVST}}$ low time		20			ns
t_2	$\overline{\text{CONVST}}$ falling edge to BUSY high delay ⁽²⁾		3			ns
t_3	$\overline{\text{CONVST}}$ high time		20			ns
t_4	$\overline{\text{RD}}$ falling edge to BUSY high setup time		1			t_{CLK}
t_5	14th CLOCK rising edge to BUSY low delay		3			ns
t_6	$\overline{\text{CS}}$ falling edge to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ falling edge setup time		0			ns
t_7	$\overline{\text{CS}}$ rising edge to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ rising edge hold time		0			ns
t_8	$\overline{\text{WR}}$ low time		10			ns
t_9	$\overline{\text{RD}}$ high time between two read accesses		10			ns
t_{10}	$\overline{\text{RD}}$ falling edge to output data valid delay				20	ns
t_{11}	Output data hold time		5			ns
t_{12}	Input data setup time		10			ns
t_{13}	Input data hold time		5			ns
t_{14}	Input data still valid to $\overline{\text{CONVST}}$ falling edge setup time		31.25			ns

(1) All input signals are specified with $t_R = t_F = 1.5\text{ns}$ (10% to 90% of BV_{DD}) and timed from a voltage level of $(V_{\text{IL}} + V_{\text{IH}})/2$.

(2) Not applicable in auto-Nap power-down mode.



NOTE: All $\overline{\text{CONVST}}$ commands that occur more than 10ns before the rising edge of cycle '1' of the external clock (Region 'A') initiate a conversion on the rising edge of cycle '1'. All $\overline{\text{CONVST}}$ commands that occur 5ns after the rising edge of cycle '1' or 10ns before the rising edge of cycle '2' (Region 'B') initiate a conversion on the rising edge of cycle '2'. All $\overline{\text{CONVST}}$ commands that occur 5ns after the rising edge of cycle '2' (Region 'C') initiate a conversion on the rising edge of the next clock period.

The $\overline{\text{CONVST}}$ pin should never be switched from LOW to HIGH in the region 10ns before the rising edge of the CLOCK and 5ns after the rising edge (gray areas). If $\overline{\text{CONVST}}$ is toggled in this gray area, the conversion could begin on either the same rising edge of the CLOCK or the following edge.

Figure 2. $\overline{\text{CONVST}}$ Timing

TYPICAL CHARACTERISTICS

Over the entire supply voltage range; $V_{REF} = 2.5V$ (internal), $f_{CLK} = 32MHz$, and $f_{DATA} = 2MSPS$, unless otherwise noted.

**INTEGRAL NONLINEARITY vs
DATA RATE**




Figure 3.

**INTEGRAL NONLINEARITY vs
TEMPERATURE**




Figure 4.

INTEGRAL NONLINEARITY vs CODE




Figure 5.

DIFFERENTIAL NONLINEARITY vs CODE




Figure 6.

**DIFFERENTIAL NONLINEARITY vs
DATA RATE**




Figure 7.

**DIFFERENTIAL NONLINEARITY vs
TEMPERATURE**




Figure 8.

TYPICAL CHARACTERISTICS (continued)

Over the entire supply voltage range; $V_{REF} = 2.5V$ (internal), $f_{CLK} = 32MHz$, and $f_{DATA} = 2MSPS$, unless otherwise noted.

**OFFSET ERROR AND OFFSET MATCH vs
ANALOG SUPPLY VOLTAGE**




Figure 9.

**OFFSET ERROR AND OFFSET MATCH vs
TEMPERATURE**




Figure 10.

**GAIN ERROR AND GAIN MATCH vs
ANALOG SUPPLY VOLTAGE**




Figure 11.

**GAIN ERROR AND GAIN MATCH vs
TEMPERATURE**




Figure 12.

**COMMON-MODE REJECTION RATIO vs
ANALOG SUPPLY VOLTAGE**




Figure 13.

**COMMON-MODE REJECTION RATIO vs
TEMPERATURE**




Figure 14.

TYPICAL CHARACTERISTICS (continued)

Over the entire supply voltage range; $V_{REF} = 2.5V$ (internal), $f_{CLK} = 32MHz$, and $f_{DATA} = 2MSPS$, unless otherwise noted.

FREQUENCY SPECTRUM
(4096 Point FFT; $f_{IN} = 100kHz$)




Figure 15.

FREQUENCY SPECTRUM
(4096 Point FFT; $f_{IN} = 100kHz$, $f_{SAMPLE} = 1.5MSPS$)




Figure 16.

**SIGNAL-TO-NOISE RATIO AND DISTORTION
vs INPUT SIGNAL FREQUENCY**




Figure 17.

**SIGNAL-TO-RATIO AND DISTORTION
vs TEMPERATURE**




Figure 18.

**SIGNAL-TO-NOISE RATIO
vs INPUT SIGNAL FREQUENCY**




Figure 19.

**SIGNAL-TO-NOISE RATIO
vs TEMPERATURE**




Figure 20.

TYPICAL CHARACTERISTICS (continued)

Over the entire supply voltage range; $V_{REF} = 2.5V$ (internal), $f_{CLK} = 32MHz$, and $f_{DATA} = 2MSPS$, unless otherwise noted.

**TOTAL HARMONIC DISTORTION
vs INPUT SIGNAL FREQUENCY**




Figure 21.

**TOTAL HARMONIC DISTORTION
vs TEMPERATURE**




Figure 22.

**SPURIOUS-FREE DYNAMIC RANGE
vs INPUT SIGNAL FREQUENCY**




Figure 23.

**SPURIOUS-FREE DYNAMIC RANGE
vs TEMPERATURE**




Figure 24.

**ANALOG SUPPLY CURRENT
vs TEMPERATURE**




Figure 25.

**DIGITAL SUPPLY CURRENT
vs TEMPERATURE**




Figure 26.

TYPICAL CHARACTERISTICS (continued)

Over the entire supply voltage range; $V_{REF} = 2.5V$ (internal), $f_{CLK} = 32MHz$, and $f_{DATA} = 2MSPS$, unless otherwise noted.

**ANALOG SUPPLY CURRENT
vs DATA RATE
(Auto-NAP Mode)**




Figure 27.

**ANALOG SUPPLY CURRENT
vs TEMPERATURE
(Auto-NAP Mode)**




Figure 28.

**ANALOG SUPPLY CURRENT
vs DATA RATE
(Deep Power-Down Mode)**




Figure 29.

**REFERENCE OUTPUT VOLTAGE
vs TEMPERATURE**




Figure 30.

APPLICATION INFORMATION

GENERAL DESCRIPTION

The ADS7865 includes two 12-bit analog-to-digital converters (ADCs) that operate based on the successive-approximation register (SAR) principle. The ADCs sample and convert simultaneously. Conversion time can be as low as 406.25ns. Adding the acquisition time of 62.5ns and an additional clock cycle for setup/hold time requirements and skew results in a maximum conversion rate of 2MSPS.

Each ADC has a fully differential 2:1 multiplexer front-end. In many common applications, all negative input signals remain at the same constant voltage (for example, 2.5V). In this type of application, the multiplexer can be used in a pseudo-differential 3:1 mode, where CHx0– functions as a common-mode input and the remaining three inputs (CHx0+, CHx1–, and CHx1+) operate as separate inputs referred to the common-mode input.

The ADS7865 also includes a 2.5V internal reference. The reference drives a 10-bit digital-to-analog converter (DAC), allowing the voltage at the REF_{OUT} pin to be adjusted via the internal DAC register in 2.44mV steps. A low-noise operational amplifier with unity-gain buffers the DAC output voltage and drives the REF_{OUT} pin.

The ADS7865 offers a parallel interface that is pin-compatible with the ADS7862. However, instead of the A0 pin of the ADS7862 that controls channel selection, the ADS7865 offers a write data input ($\overline{\text{WR}}$) pin that supports additional functions described in the [Digital](#) section of this data sheet (see also the [ADS7862 Compatibility](#) section).

ANALOG

This section discusses the analog input circuit, the ADCs, and the reference design of the device.

Analog Inputs

Each ADC is fed by an input multiplexer, as shown in [Figure 31](#). Each multiplexer is either used in a fully-differential 2:1 configuration (as described in [Table 1](#)) or a pseudo-differential 3:1 configuration (as shown in [Table 2](#)). The channel selection is performed using bits C1 and C0 in the configuration register (see also the [Configuration Register](#) section).




Figure 31. Input Multiplexer Configuration

Table 1. Fully Differential 2:1 Multiplexer Configuration

C1	C0	ADC+	ADC–
0	0	CHx0+	CHx0–
1	1	CHx1+	CHx1–

Table 2. Pseudo-Differential 3:1 Multiplexer Configuration

C1	C0	ADC+	ADC–
0	0	CHx0+	CHx0–
0	1	CHx1–	CHx0–
1	0	CHx1+	CHx0–

The input path for the converter is fully differential and provides a common-mode rejection of 72dB at 100kHz. The high CMRR also helps suppress noise in harsh industrial environments.

Each of the 2pF sample-and-hold capacitors (shown as C_S in the [Equivalent Input Circuit](#)) is connected via switches to the multiplexer output. Opening the switches holds the sampled data during the conversion process. After finishing the conversion, both capacitors are pre-charged for the duration of one clock cycle to the voltage present at the REF_{IN} pin. After the pre-charging, the multiplexer outputs are connected to the sampling capacitors again. The voltage at the analog input pin is usually different from the reference voltage; therefore, the sample capacitors must be charged to within one-half LSB for 12-bit accuracy during the acquisition time t_{ACQ} (see the Timing Characteristics).

Acquisition time is indicated with the BUSY signal being held low. It starts by closing the input switches (after finishing the previous conversion and pre-charging) and finishes with the rising edge of the CONVST signal. If the ADS7865 operates at full speed, the acquisition time is typically 62.5ns.

The minimum –3dB bandwidth of the driving operational amplifier can be calculated as shown in [Equation 1](#), with $n = 12$ being the resolution of the ADS7865:

$$f_{-3dB} = \frac{\ln(2) \times (n + 1)}{2\pi \times t_{ACQ}} \quad (1)$$

With $t_{ACQ} = 62.5\text{ns}$, the minimum bandwidth of the driving amplifier is 23MHz. The required bandwidth can be lower if the application allows a longer acquisition time.

A gain error occurs if a given application does not fulfill the settling requirement shown in [Equation 1](#). As a result of pre-charging the capacitors, linearity and THD are not directly affected, however.

The [OPA365](#) from Texas Instruments is recommended as a driver; in addition to offering the required bandwidth, it provides a low offset and also offers excellent THD performance.

The phase margin of the driving operational amplifier is usually reduced by the ADC sampling capacitor. A resistor placed between the capacitor and the amplifier limits this effect; therefore, an internal 200Ω resistor (R_{SER}) is placed in series with the switch. The switch resistance (R_{SW}) is typically 50Ω (see the [Equivalent Input Circuit](#)).

The differential input voltage range of the ADC is $\pm V_{REF}$, the voltage at the REF_{IN} pin.

It is important to keep the voltage to all inputs within the 0.1V limit below AGND and above AV_{DD} while not allowing dc current to flow through the inputs. Current is only necessary to recharge the sample-and-hold capacitors.

Analog-to-Digital Converter (ADC)

The ADS7865 includes two SAR-type, 2MSPS, 12-bit ADCs (shown in the [Functional Block Diagram](#) on the front page of this data sheet).

CONVST

The analog inputs are held with the falling edge of the CONVST (conversion start) signal. The setup time of CONVST referred to the next rising edge of CLOCK (system clock) is 10ns (minimum). The conversion automatically starts with the rising CLOCK edge. CONVST should not be issued during a conversion, that is, when BUSY is high.

CLOCK

The ADC uses an external clock in the range of 1MHz to 32MHz. 12 clock cycles are needed for a complete conversion; the following clock cycle is used for pre-charging the sample capacitors and a minimum of two clock cycles are required for the sampling. With a minimum of 16 clocks used for the entire process, one clock cycle is left for the required setup and hold times along with some margin for delay caused by layout. The clock input can remain low between conversions (after applying the 16th falling edge to complete a running conversion). It can also remain low after applying the 14th falling edge during a DAC register write access if the device is not required to perform a conversion (for example, during an initiation phase after power-up).

The CLOCK duty cycle should be 50%. However, the ADS7865 functions properly with a duty cycle between 30% and 70%.

RESET

The ADS7865 features an internal power-on-reset (POR) function. When the device is powered up, the POR sets the device to default mode when AVDD reaches 1.8V.

REF_{IN}

The reference input is not buffered and is directly connected to the ADC. The converter generates spikes on the reference input voltage because of internal switching. Therefore, an external capacitor to the analog ground (AGND) should be used to stabilize the reference input voltage. This capacitor should be at least 470nF. Ceramic capacitors (X5R type) with values up to 1μF are commonly available as SMD in 0402 size.

REF_{OUT}

The ADS7865 includes a low-drift, 2.5V internal reference source. This source feeds a 10-bit string DAC that is controlled via the DAC register. As a result of this architecture, the voltage at the REF_{OUT} pin is programmable in 2.44mV steps and can be adjusted to specific application requirements without the use of additional external components.

However, the DAC output voltage should not be programmed below 0.5V to ensure the correct functionality of the reference output buffer. This buffer is connected between the DAC and the REF_{OUT} pin, and is capable of driving the capacitor at the REF_{IN} pin. A minimum of 470nF is required to keep the

reference stable (see the previous discussion of REF_{IN}). For applications that use an external reference source, the internal reference can be disabled using bit RP in the SDI Register (see the [Digital](#) section). The settling time of the REF_{OUT} pin is 500μs (max) with the reference capacitor connected. The default value of the REF_{OUT} pin after power-up is 2.5V.

For operation with a 2.7V analog supply and a 2.5V reference, the internal reference buffer requires a rail-to-rail input and output. Such buffers typically contain two input stages; when the input voltage passes the mid-range area, a transition occurs at the output because of switching between the two input stages. In this voltage range, rail-to-rail amplifiers generally show a very poor power-supply rejection.

As a result of this poor performance, the ADS7865 buffer has a fixed transition at DAC code 509 (0x1FD). At this code, the DAC may show a jump of up to 10mV in its transfer function.

[Table 3](#) lists some examples of internal reference DAC settings.

Table 3. Reference DAC Setting Examples

V _{REFOUT}	DECIMAL CODE	BINARY CODE	HEXADECIMAL CODE
0.500V	205	00 1100 1101	CD
1.241V	508	01 1111 1100	1FC
1.240V	509	01 1111 1101	1FD
2.500V	1023	11 1111 1111	3FF

DIGITAL

This section reviews the timing and control of the ADS7865 parallel interface.

Configuration Register

The configuration register can be set by issuing a write access on the parallel interface. The data present on DB[11:0] are latched with the rising edge of WR. The data word width of the configuration register is 12 bits; its structure is shown in Table 4. The default value of this register after power-up is 0x000.

Table 4. Configuration Register Map

CONFIGURATION REGISTER BIT											
11	10	9	8	7	6	5	4	3	2	1	0
C1	C0	R1	R0	DP	N	AN	RP	X ⁽¹⁾	A2	A1	A0

(1) X = Don't care.

Table 5. C1 and C0: Channel Selection

C1	C0	ADC A/B	
		POSITIVE INPUT	NEGATIVE INPUT
0	0	CHA0+/CHB0+	CHA0-/CHB0-
0	1	CHA1-/CHB1-	CHA0-/CHB0-
1	0	CHA1+/CHB1+	CHA0-/CHB0-
1	1	CHA1+/CHB1+	CHA1-/CHB1-

Table 6. R1 and R0: Register Update Enable

R1	R0	FUNCTION
0	0	Register update disabled
0	1	Register update enabled
1	0	Reserved for factory test (don't use)
1	1	Register update disabled

DP: Deep power-down enable

('1' = device in deep power-down mode)

N: Nap power-down enable

('1' = device in nap power-down mode)

AN: AutoNap power-down enable

('1' = device in autonap power-down mode)

RP: Reference power-down

('1' = reference is turned off)

Table 7. A2, A1, and A0: DAC, Sequencer, and SW-Reset Control

A2	A1	A0	FUNCTION
0	0	0	Configuration register update only
0	0	1	Write to reference DAC register with next access
0	1	0	Configuration register update only
0	1	1	Read from reference DAC register with next access
1	0	0	Write to sequencer register
1	0	1	Device SW-reset
1	1	0	Read from sequencer register
1	1	1	Configuration register update only

All enabled power-down features are activated by the rising edge of the WR pulse immediately after writing to the configuration register.

Because two write accesses are required to program the reference DAC and the sequencer registers, these settings are updated with the rising edge of WR after the second write access. For more details, see the [Sequencer Register](#) and [Programming the Reference DAC](#) sections.

Figure 32 shows a complete timing diagram consisting of a write access to set up the proper input channel, followed by an initiation of a conversion and the read access of both conversion results.

The input multiplexer updates with the rising edge of the $\overline{WR}$ input. The following falling edge of $\overline{CONVST}$ triggers the conversion of the previously selected channel. The data output register then updates with the falling edge of $\overline{BUSY}$ and can be read thereafter.

The digital output code format of the ADS7865 is in binary two's complement, as shown in Table 8. Conversion results can be read out only once. A second read access (without issuing a new conversion) results in 000h as the output value.




Figure 32. Channel Selection Timing Diagram

Table 8. ADS7865 Output Data Format

DESCRIPTION	DIFFERENTIAL INPUT VOLTAGE (CHXX+) – (CHXX–)	INPUT VOLTAGE AT CHXX+ (CHXX– = V_{REF} = 2.5V)	BINARY CODE	HEXADECIMAL CODE
Positive full-scale	V_{REF}	5V	0111 1111 1111	7FF
Midscale	0V	2.5V	0000 0000 0000	000
Midscale – 1LSB	$-V_{REF}/4096$	2.49878V	1111 1111 1111	FFF
Negative full-scale	$-V_{REF}$	0V	1000 0000 0000	800

Sequencer Register

The ADS7865 features a programmable sequencer that controls the switching of the ADC input multiplexer. To set up the sequencer, two write accesses to the ADC are required. During the first write access, the programming of the sequencer must be enabled by setting R[1:0] = '01' and A[2:0] = '100' in the Configuration Register. The data applied to the data bus on the second write access contain the updated Sequencer Register content.

The structure of the Sequencer Register is shown in [Table 9](#). The default value of this register after power-up is 0x000.

Detailed timing diagrams of the different sequencer modes are shown in [Figure 33](#).

If the output data are read after the entire sequence has been converted, the output data are presented in *LIFO* manner (last in, first out); that is, the conversion results of ADC A is followed by ADC B data of the last channel in the sequence, followed by the ADC

A/B data of the second-last channel in the sequence, and so on. Trying to read out more results (2, 4, or 6) than the actual sequence length results in 000h at the output of the converter. Older conversion results are overwritten if all data of a completed sequence have not been read out before issuing a new conversion start. [Figure 34](#) shows an example where the sequencer is set to scan through the pseudo-differential inputs of the ADS7865 beginning with CHx1+, followed by CHx1– and CHx0+, while using a single CONVST and BUSY for the entire sequence. The internal LIFO pointer is reset with every BUSY signal rising edge. Therefore, to ensure proper data retrieval, the sequence results should either be read after completion of the entire sequence conversion or between two consecutive conversions within the sequence as indicated in [Figure 34](#). Other read options may deliver incorrect results.

Table 9. Sequencer Register Map

SEQUENCER REGISTER BIT											
11	10	9	8	7	6	5	4	3	2	1	0
S1	S0	SL1	SL0	CH1	CM1	CH2	CM2	CH3	CM3	SP1	SP0

Table 10. S1 and S0: Sequencer Mode

S1	S0	FUNCTION
0	X	Individual $\overline{\text{CONVST}}$ and BUSY for each conversion
1	0	Single $\overline{\text{CONVST}}$ for entire sequence and individual BUSY for each conversion
1	1	Single $\overline{\text{CONVST}}$ and BUSY for entire sequence

Table 11. SL1 and SL0: Sequence Length

SL1	SL0	FUNCTION
0	0	Length = 0: Sequencer disabled
0	1	Length = 1: Cx1 (bits 6/7) enabled
1	0	Length = 2: Cx1 (bits 6/7) and Cx2 (bits 4/5) enabled
1	1	Length = 3: Cx1 (bits 6/7), Cx2 (bits 4/5), and Cx3 (bits 2/3) enabled

CH1: Signal input of the first channel in sequence; refer to [Table 12](#) for details.

CM1: Common-mode input of the first channel in sequence; refer to [Table 12](#) for details.

CH2: Signal input of the second channel in sequence; refer to [Table 12](#) for details.

CM2: Common-mode input of the second channel in sequence; refer to [Table 12](#) for details.

CH3: Signal input of the third channel in sequence; refer to [Table 12](#) for details.

CM3: Common-mode input of the third channel in sequence; refer to [Table 12](#) for details.

Table 12. Channel Selection

CHx	CMx	ADC A/B	
		SIGNAL INPUT	COMMON-MODE INPUT
0	0	CHA0+/CHB0+	CHA0-/CHB0-
0	1	CHA1-/CHB1-	CHA0-/CHB0-
1	0	CHA1+/CHB1+	CHA0-/CHB0-
1	1	CHA1+/CHB1+	CHA1-/CHB1-

Table 13. SP1 and SP0: Sequence Position (Read-Only)

SP1	SP0	FUNCTION
0	0	Sequencer disabled
0	1	CH1/CM1 (bits 6/7) to be converted at next falling edge of CONVST
1	0	CH2/CM2 (bits 4/5) to be converted at next falling edge of CONVST
1	1	CH3/CM3 (bits 2/3) to be converted at next falling edge of CONVST




Figure 33. Sequencer Modes (Example: SL = '11')




Figure 34. Sequencer Programming Example

Programming the Reference DAC

The internal reference DAC can be set by issuing a $\overline{\text{WR}}$ pulse while providing a control word with $\text{R}[1:0] = '01'$ and $\text{A}[2:0] = '001'$ (see Table 4). Thereafter, a second $\overline{\text{WR}}$ pulse must be generated with the data bus bits $\text{DB}[11:10] = '00'$ and $\text{DB}[9:0]$ containing the actual 10-bit DAC value, with DB9 being the MSB (see Figure 35).

To verify the current DAC setting, a $\overline{\text{RD}}$ pulse must be generated while providing a control word containing $\text{R}[1:0] = '01'$ and $\text{A}[2:0] = '011'$ to initialize the DAC read access. Thereafter, triggering the $\overline{\text{RD}}$ line causes the data bus to provide the 10-bit DAC value on $\text{DB}[9:0]$.

Table 14 shows the content of this register; the default value after power-up is 0x3FF (see also Table 3).

Table 14. DAC Register Contents

DAC REGISTER CONTENT											
11	10	9	8	7	6	5	4	3	2	1	0
0	0	MSB	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0




Figure 35. DAC Write and Read Access Timing Diagram

Power-Down Modes and Reset

The ADS7865 has a comprehensive built-in power-down feature. There are three power-down modes: deep power-down, nap power-down, and auto-nap power-down. All three power-down modes are activated with the rising $\overline{WR}$ edge after having been activated by asserting the corresponding bit in the Configuration Register (DP = '1', N = '1', or AN = '1'). All modes are deactivated by de-asserting the respective bit in the Configuration Register. The contents of the Configuration Register are not affected by any of the power-down modes. Any ongoing conversion aborts when deep or nap power-down is initiated. Table 15 lists the differences among the three power-down modes.

In **deep power-down mode**, all functional blocks except the digital interface are disabled. The analog block has its bias currents turned off. In this mode, the power dissipation reduces to 1 μ A within 2 μ s. The wake-up time from deep power-down mode is 1 μ s.

In **nap power-down mode**, the ADS7865 turns off the biasing of the comparator and the mid-voltage buffer within 200ns. The device goes into nap power-down mode regardless of the conversion state.

The **auto-nap power-down mode** is very similar to the nap mode. The only differences are the methods of powering down and waking up the device. The Configuration Register bit AN is only used to enable/disable this feature. If the auto-nap mode is enabled, the ADS7865 turns off the biasing automatically after finishing a conversion; thus, the end of conversion actually activates the auto-nap power-down. The device powers down within 200ns in this mode, as well. Triggering a new conversion by applying a $\overline{CONVST}$ pulse returns the device to normal operation and automatically starts a new conversion six CLOCK cycles later. Therefore, a complete conversion cycle takes 22 CLOCK cycles; thus, the maximum throughput rate in auto-nap power-down mode is reduced to 1.45MSPS.

To issue a **device reset**, a write access to the Configuration Register must be generated to set A[2:0] = '101'. With the rising edge of the $\overline{WR}$ input, the entire device is forced into reset. After approximately 20ns, the parallel interface becomes active again.

Table 15. Power-Down Modes

POWER-DOWN TYPE	ENABLED BY	ACTIVATED BY	ACTIVATION TIME	RESUMED BY	REACTIVATION TIME	DISABLED BY
Deep	DP = '1'	Rising $\overline{WR}$ edge	2 μ s	DP = '0'	1 μ s	DP = '0'
Nap	N = '1'	Rising $\overline{WR}$ edge	200ns	N = '0'	6 clocks	N = '0'
Auto-nap	AN = '1'	Each end of conversion	200ns	$\overline{CONVST}$ pulse	6 clocks	AN = '0'

ADS7862 COMPATIBILITY

The ADS7865IPBS is pin-compatible with the ADS7862Y. However, there are some differences between the two devices that must be considered when migrating from the ADS7862 to the ADS7865 in an existing design.

WR versus A0

One of the differences is that pin 22, which triggers writing to the internal Configuration Register of the ADS7865 (WR), is used to select the input channel on the ADS7862 (A0).

Channel selection on the ADS7865 can only be performed by setting bits C[1:0] in the Configuration Register or, automatically, by the sequencer (see the [Sequencer Register](#) section for details).

REF_{IN}

The ADS7865 offers an unbuffered REF_{IN} input with a code-dependent input impedance while featuring a programmable and buffered reference output (REF_{OUT}). The ADS7862 offers a high-impedance (buffered) reference input. If an existing [ADS7862](#)-based design uses the internal reference of the device and relies on an external resistor divider to adjust the input voltage range of the ADC, migration to the ADS7865 platform requires one of the following conditions:

- A software change to set up the internal reference

DAC properly via the DAC register while removing the external resistors; **or**

- An additional external buffer between the resistor divider and the required 470nF (minimum) capacitor on the REF_{IN} input.

In the latter case, while the capacitor stabilizes the reference voltage during the entire conversion, the buffer must recharge it by providing an average current only; thus, the required minimum bandwidth of the buffer can be calculated using [Equation 2](#):

$$f_{-3dB} = \frac{\ln(2) \times 2}{2\pi \times 16 \times t_{CLK}} \quad (2)$$

The buffer must also be capable of driving the 470nF load while maintaining its stability.

Timing

The only timing requirement that may cause the ADS7865 to malfunction in an existing ADS7862-based design is the $\overline{\text{CONVST}}$ low time (t_1) which is specified to be 20ns minimum, while the ADS7862 works properly with a pulse as short as 15ns. All other required minimum setup and hold times are specified to be either the same as or lower than the ADS7865; therefore, there are no conflicts with the ADS7862 requirements.

APPLICATION INFORMATION

The absolute minimum configuration of the ADS7865 in an application is shown in Figure 36. In this case, the ADS7865 is used in dual-channel mode only, with the default settings of the device after power up.

The input signal for the amplifiers must fulfill the common-mode voltage requirements of the ADS7865 in this configuration. The actual values of the resistors and capacitors depend on the bandwidth and performance requirements of the application.

Those values can be calculated using Equation 3, with $n = 12$ being the resolution of the ADS7865.

$$f_{\text{FILTER}} = \frac{\ln(2) \times (n + 1)}{2 \times \pi \times 2 \times R \times C} \quad (3)$$

It is recommended to use a capacitor value of at least 20pF.

Keep the acquisition time in mind; the resistor value can be calculated as shown in Equation 4 for each of the series resistors (with $n = 12$, the resolution of the ADS7865).

$$R = \frac{t_{\text{ACQ}}}{\ln(2) \times (n + 1) \times 2 \times C} \quad (4)$$




Figure 36. Minimum ADS7865 Configuration

LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS7865 circuitry. This caution is particularly true if the CLOCK input approaches the maximum throughput rate. In this case, it is recommended to have a fixed phase relationship between CLOCK and CONVST.

Additionally, the basic SAR architecture is quite sensitive to glitches or sudden changes on the power supply, reference, ground connections, and digital inputs that occur just before latching the output of the analog comparator. Therefore, when driving any single conversion for an n -bit SAR converter, there are n windows in which large external transient voltages can affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, or high-power devices. The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event. These errors can change if the external event also changes in time with respect to the CLOCK input.

With this possibility in mind, power to the ADS7865 should be clean and well-bypassed. A 0.1 μ F ceramic bypass capacitor should be placed as close to the device as possible. In addition, a 1 μ F to 10 μ F capacitor is recommended. If needed, an even larger capacitor and a 5 Ω or 10 Ω series resistor may be used to low-pass filter a noisy supply.

If the reference voltage is external and originates from an operational amplifier, be sure that it can drive the reference capacitor without oscillation. The connection between the output of the external reference driver and REF_{IN} should be of low resistance (10 Ω max) to minimize any code-dependent voltage drop on this path.

Grounding

All ground (AGND and BGND) pins should be connected to a clean ground reference. These connections should be kept as short as possible to minimize the inductance of these paths. It is recommended to use vias connecting the pads directly to the ground plane. In designs without ground planes, the ground trace should be kept as wide as possible. Avoid connections that are too near the grounding point of a microcontroller or digital signal processor.

Depending on the circuit density of the board, placement of the analog and digital components, and the related current loops, a single solid ground plane for the entire printed circuit board (PCB) or a dedicated analog ground area may be used. In an instance of a separated analog ground area, ensure a low-impedance connection between the analog and digital ground of the ADC by placing a bridge underneath (or next to) the ADC. Otherwise, even short undershoots on the digital interface with a value lower than –300mV may lead to conduction of ESD diodes, causing current flow through the substrate and degrading the analog performance.

During the PCB layout process, care should also be taken to avoid any return currents crossing any sensitive analog areas or signals. No signal must exceed the limit of –300mV with regard to the respective ground plane. [Figure 37](#) illustrates the recommended layout of the ground and power-supply connections.

Supply

The ADS7865 has two separate supplies: the BV_{DD} pin for the digital interface and the AV_{DD} pin for all remaining circuits.

BV_{DD} can range from 2.7V to 5.5V, allowing the ADS7865 to easily interface with processors and controllers. To limit the injection of noise energy from external digital circuitry, BV_{DD} should be filtered properly. Bypass capacitors of 0.1 μ F and 10 μ F should be placed between the BV_{DD} pin and the ground plane.

AV_{DD} supplies the internal analog circuitry. For optimum performance, a linear regulator (for example, the [UA7805](#) family) is recommended to generate the analog supply voltage in the range of 2.7V to 5.5V for the ADS7865 and the necessary analog front-end circuitry.

Bypass capacitors should be connected to the ground plane such that the current is allowed to flow through the pad of the capacitor (that is, the vias should be placed on the opposite side of the connection between the capacitor and the power-supply pin of the ADC).

Digital Interface

To further optimize device performance, a series resistor of 10 Ω to 100 Ω can be used on each digital pin of the ADS7865. In this way, the slew rates of the input and output signals are reduced, limiting the noise injection from the digital interface.




Figure 37. Optimized Layout Recommendation

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (May 2010) to Revision C Page

-
- Deleted Ordering Information table 2
-

Changes from Revision A (June 2009) to Revision B Page

-
- Deleted footnote 2 from Electrical Characteristics table 3
 - Changed *RESET* section of *Applications Information* 16
 - Added last sentence in final paragraph of the *Configuration Register* section 18
 - Changed last paragraph of *Sequencer Register* section 19
 - Updated [Figure 33](#) 20
 - Updated [Figure 34](#) 20
-

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ADS7865IPBS	Active	Production	TQFP (PBS) 32	250 JEDEC TRAY (5+1)	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7865I A
ADS7865IPBS.A	Active	Production	TQFP (PBS) 32	250 JEDEC TRAY (5+1)	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7865I A
ADS7865IPBSG4	Active	Production	TQFP (PBS) 32	250 JEDEC TRAY (5+1)	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7865I A
ADS7865IPBSG4.A	Active	Production	TQFP (PBS) 32	250 JEDEC TRAY (5+1)	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7865I A
ADS7865IPBSR	Active	Production	TQFP (PBS) 32	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7865I A
ADS7865IPBSR.A	Active	Production	TQFP (PBS) 32	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7865I A

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7865IPBSR	TQFP	PBS	32	1000	330.0	16.4	7.2	7.2	1.5	12.0	16.0	Q2

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS7865IPBSR	TQFP	PBS	32	1000	350.0	350.0	43.0

PBS (S-PQFP-G32)

PLASTIC QUAD FLATPACK




4087735/B 07/05

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.


PBS (S-PQFP-G32)

PLASTIC QUAD FLATPACK


Example Board Layout
(Note C)



0,127mm Thick Stencil Design Example
(Note D)



Non Solder Mask
Defined Pad



4212229/A 10/11

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - E. Customers should contact their board fabrication site for recommended solder mask tolerances between and around signal pads.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025