



bq500211

www.ti.com SLUSAO2 – JUNE 2012

5-V, Qi Compliant Wireless Power Transmitter Manager

Check for Samples: bq500211

FEATURES

- Intelligent Control of Wireless Power Transfer
- 5-V Operation Conforms to Wireless Power Consortium (WPC) Type A5 and Type A11 Transmitter Specifications
- Dynamic Power Limiting for USB and Limited Source Operation
- Digital Demodulation Reduces Components
- Comprehensive Charge Status Mode and Fault Indication

APPLICATIONS


- WPC 1.0.3 Compliant Wireless Chargers
 - Mobile and Smart Phones
 - Handheld Devices
 - Hermetically Sealed Devices and Tools
 - Cars and Other Vehicles
 - Tabletop Charge Surfaces
- See www.ti.com/wirelesspower for More Information on TI's Wireless Charging Solutions


DESCRIPTION

The bq500211 is a second generation digital wireless power controller that integrates all functions required to control wireless power transfer to a single WPC compliant receiver. Designed for 5-V systems, the bq500211 pings the surrounding environment for WPC compliant devices to be powered, safely engages the device, receives packet communication from the powered device and manages the power transfer. To maximize flexibility in wireless power applications, Dynamic Power Limiting (DPL) is featured on the BQ500211 wireless-power transmitter manager. DPL enhances user experience by seamlessly optimizing the usage of power available from limited input supplies. The bq500211 can operate as both a WPC type A5 transmitter with a magnetic positioning guide or as a WPC type A11 transmitter without the magnetic guide. With comprehensive status and fault monitoring, should any abnormal condition develop during power transfer, the bq500211 handles it and provides indicator outputs.

The bq500211 is available in a 48-pin, 7 mm x 7 mm QFN package and operates over a temperature range from -40°C to 110°C.

Functional Diagram and Efficiency Versus System Output Power







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION(1)

OPERATING TEMPERATURE RANGE, T _A	ORDERABLE PART NUMBER	PIN COUNT	SUPPLY	PACKAGE	TOP SIDE MARKING
-40°C to 110°C	bq500211RGZR	48 pin	Reel of 2500	QFN	bq500211
-40 C to 110°C	bq500211RGZT	48 pin	Reel of 250	QFN	bq500211

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

	VAL	UNIT	
	MIN	MAX	UNIT
Voltage applied at V33D to GND	-0.3	3.6	
Voltage applied at V33A to GND	-0.3	3.6	V
Voltage applied to any pin (2)	-0.3	3.6	
Storage temperature,T _{STG}	-40	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ All voltages referenced to GND.



RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
V	Supply voltage during operation, V33D, V33A	3.0	3.3	3.6	V
T _A	Operating free-air temperature range	-40		110	°C
T_{J}	Junction temperature			110	C

THERMAL INFORMATION

		bq500211	
	THERMAL METRIC ⁽¹⁾	RGZ	UNITS
		48 PINS 28.4 14.2 5.4	
θ_{JA}	Junction-to-ambient thermal resistance (2)	28.4	
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance (3)	14.2	
θ_{JB}	Junction-to-board thermal resistance (4)	5.4	20044
Ψ_{JT}	Junction-to-top characterization parameter (5)	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter (6)	5.3	
θ _{JC(bottom)}	Junction-to-case(bottom) thermal resistance (7)	1.4	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



ELECTRICAL CHARACTERISTICS


over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURI	RENT	1				
I _{V33A}	<u> </u>	V33A = 3.3 V		8	15	
I _{V33D}	Supply current	V33D = 3.3 V		44	55	mA
I _{TOTAL}		V33D = V33A = 3.3 V		52	60	
INTERNAL RE	GULATOR CONTROLLER INPUTS/OUTPUTS					
V33	3.3-V linear regulator	Emitter of NPN transistor	3.25	3.3	3.6	V
V33FB	3.3-V linear regulator feedback			4	4.6	
I _{V33FB}	Series pass base drive	V _{IN} = 12 V; current into V33FB pin		10		mA
Beta	Series NPN pass device		40			
EXTERNALLY	SUPPLIED 3.3 V POWER					
V33D	Digital 3.3-V power	$T_A = 25$ °C	3		3.6	V
V33A	Analog 3.3-V power	$T_A = 25^{\circ}C$	3		3.6	· ·
V33Slew	V33 slew rate	V33 slew rate between 2.3 V and 2.9 V, V33A = V33D	0.25			V/ms
DIGITAL DEM	ODULATION INPUTS COMM_A+, COMM_A-, CO	DMM_B+, COMM_B-				
V _{CM}	Common mode voltage each pin		-0.15		1.631	V
COMM+, COMM-	Modulation voltage digital resolution			1		mV
R _{EA}	Input impedance	Ground reference	0.5	1.5	3	МΩ
I _{OFFSET}	Input offset current	1-kΩ source impedance	-5		5	μA
ANALOG INPL	JTS V_SENSE, I_SENSE, T_SENSE, LED_MODE				,	
V _{ADDR_OPEN}	Voltage indicating open pin	LED_MODE open	2.37			
V _{ADDR_SHORT}	Voltage indicating pin shorted to GND	LED_MODE shorted to ground			0.36	V
V _{ADC_RANGE}	Measurement range for voltage monitoring	ALL ANALOG INPUTS	0		2.5	
INL	ADC integral nonlinearity		-2.5		2.5	mV
I _{lkg}	Input leakage current	3 V applied to pin			100	nA
R _{IN}	Input impedance	Ground reference	8			МΩ
C _{IN}	Input capacitance				10	pF
DIGITAL INPU	TS/OUTPUTS					
V _{OL}	Low-level output voltage	I _{OL} = 6 mA , V33D = 3 V			DGND1 + 0.25	
V _{OH}	High-level output voltage	I _{OH} = -6 mA , V33D = 3 V	V33D - 0.6V			V
V _{IH}	High-level input voltage	V33D = 3V	2.1		3.6	
V _{IL}	Low-level input voltage	V33D = 3.5 V			1.4	
I _{OH} (MAX)	Output high source current				4	
I _{OL} (MAX)	Output low sink current				4	mA
SYSTEM PERI						
V _{RESET}	Voltage where device comes out of reset	V33D Pin	2.3		2.4	V
t _{RESET}	Pulse width needed for reset	RESET pin	2			μs
f _{SW}	Switching Frequency	·	112		205	kHz
t _{detect}	Time to detect presence of device requesting power				0.5	s
tratantian	Retention of configuration parameters	T _{.1} = 25°C	100			Years
t _{retention}		., _0 0	100			1 5413




DEVICE INFORMATION

Functional Block Diagram









PIN FUNCTIONS


	PIN FUNCTIONS PIN							
NO.	NAME	1/0	DESCRIPTION					
3	AIN3	ı	This pin can be either connected to GND or left open. Connecting to GND can improve layout grounding.					
1	AIN5	I	This pin can be either connected to GND or left open. Connecting to GND can improve layout grounding.					
45	AIN7	I	This pin can be either connected to GND or left open. Connecting to GND can improve layout grounding.					
35	BPCAP	_	Bypass capacitor for internal 1.8-V core regulator. Connect bypass capacitor to GND.					
23	BUZ_AC	0	AC Buzzer Output. Outputs a 400-ms, 4-kHz AC pulse when charging begins.					
24	BUZ_DC	0	DC Buzzer Output. Outputs a 400-ms DC pulse when charging begins. This could also be connected to an LED via 470- Ω resistor.					
37	COMM_A+	I	Digital demodulation non-inverting input A, connect parallel to input B+.					
38	COMM_A-	I	Digital demodulation inverting input A, connect parallel to input B					
39	COMM_B+	I	Digital demodulation non-inverting input B, connect parallel to input A+.					
40	COMM_B-	I	Digital demodulation inverting input B, connect parallel to input A					
22	DOUT_RX	I	Leave this pin open.					
21	DOUT_TX	I	Leave this pin open.					
15	DOUT_2B	0	Optional Logic Output 2B. Leave this pin open.					
16	DOUT_4A	0	Optional Logic Output 4A. Leave this pin open.					
17	DOUT_4B	0	Optional Logic Output 4B. Leave this pin open.					
12	DPWM_A	0	PWM Output A, controls one half of the full bridge in a phase-shifted full bridge. Switching deadtimes must be externally generated.					
13	DPWM_B	0	PWM Output B, controls other half of the full bridge in a phase-shifted full bridge. Switching deadtimes must be externally generated.					
49	EPAD	-	Flood with copper GND plane and stitch vias to PCB internal GND plane.					
32	GND	_	GND.					
36	GND	_	GND.					
47	GND	_	GND.					
42	I_SENSE	I	Transmitter input current, used for efficiency calculations. Use 20-m Ω sense resistor and A=50 gain current sense amplifier.					
44	LED_MODE	I	Input to select from 4 LED modes.					
4	LoPWR	1	Dynamic Power Limiting (DPL) control pin. To set power mode to 500 mA, pull to GND. For full-power operation pull to 3.3-V supply.					
18	MSP_CLK	I/O	Used for boot loading the MSP430 low power supervisor. If MSP430 is not used, leave this pin floating.					
8	MSP_MISO/LED_B	I	MSP – TMS, SPI-MISO, LED-B If external MSP430 is not used, connect to an LED via $470-\Omega$ resistor for status indication.					
7	MSP_RST/LED_A	I	MSP – Reset, LED-A If external MSP430 is not used, connect to an LED via 470- Ω resistor for status indication.					
14	MSP_SYNC	0	MSP SPI_SYNC, if external MSP430 is not used, leave this pin open.					
26	MSP_TDO/PROG	I/O	MSP-TDO, MSP430 programmed indication.					
9	MSP_TEST	1	MSP – Test, If external MSP430 is not used, leave this pin open.					
25	MSP_MOSI/LPWR_EN	I/O	Low standby power supervisor enable. If low power is not needed, connect this to GND.					



PIN FUNCTIONS (continued)

	PIN		DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
19	PMB_ALERT	0	Reserved, leave this pin open.
10	PMB_CLK	I/O	10-kΩ pull-up resistor to 3.3-V supply.
20	PMB_CTRL	I	Reserved, connect to GND.
11	PMB_DATA	I/O	10-kΩ pull-up resistor to 3.3-V supply.
48	REFIN	1	External Reference Voltage Input. Connect this input to GND.
27	RESERVED	I/O	Reserved, leave this pin open.
28	RESERVED	I/O	Reserved, leave this pin open.
29	RESERVED	I/O	Reserved, leave this pin open.
30	RESERVED	I/O	Reserved, leave this pin open.
31	RESERVED	I/O	Reserved, connect 10-k Ω pull-down resistor to GND.
41	RESERVED	0	Reserved, leave this pin open.
43	RESERVED	1	Reserved, leave this pin open.
5	RESET	1	Device reset. Use a 10 -k Ω to 100 -k Ω pull-up resistor to the 3.3 -V supply.
6	SLEEP	0	Low-power mode output. Starts low-power ping cycle.
2	T_SENSE	ı	Sensor Input. Device shuts down when below 1 V. If not used, keep above 1 V by connecting to the 3.3-V supply.
46	V_SENSE	I	Transmitter input voltage, used for efficiency calculations. Use 76.8-k Ω to 10-k Ω divider to minimize quiescent current.
34	V33A	_	Analog 3.3-V Supply. This pin can be derived from V33D supply, decouple with $10-\Omega$ resistor and additional bypass capacitors
33	V33D	_	Digital core 3.3-V supply. Be sure to decouple with bypass capacitors as close to the part as possible.

Typical Characteristics Curves








Figure 2. System Efficiency Using Alternate MOSFETs



Principles of Operation

Fundamentals

The principle of wireless power transfer is simply an open cored transformer consisting of primary and secondary coils and associated electronics. The primary coil and electronics are also referred to as the transmitter, and the secondary side the receiver. The transmitter coil and electronics are typically built into a charger pad. The receiver coil and electronics are typically built into a portable device, such as a cell-phone.

When the receiver coil is positioned on the transmitter coil, magnetic coupling occurs when the transmitter coil is driven. The flux is coupled into the secondary coil which induces a voltage, current flows, it is rectified and power can be transferred quite effectively to a load - wirelessly. Power transfer can be managed via any of various familiar closed-loop control schemes.

Wireless Power Consortium (WPC)

The Wireless Power Consortium (WPC) is an international group of companies from diverse industries. The WPC standard was developed to facilitate cross compatibility of compliant transmitters and receivers. The standard defines the physical parameters and the communication protocol to be used in wireless power. For more information, go to www.wirelesspowerconsortium.com.

Power Transfer

Power transfer depends on coil coupling. Coupling is dependant on the distance between coils, alignment, coil dimensions, coil materials, number of turns, magnetic shielding, impedance matching, frequency and duty cycle.

Most importantly, the receiver and transmitter coils must be aligned for best coupling and efficient power transfer. The closer the space between the coils, the better the coupling, but the practical distance is set to be less than 5 mm (as defined within the WPC Specification) to account for housing and interface surfaces.

Shielding is added as a backing to both the transmitter and receiver coils to direct the magnetic field to the coupled zone. Magnetic fields outside the coupled zone do not transfer power. Thus, shielding also serves to contain the fields to avoid coupling to other adjacent system components.

Regulation can be achieved by controlling any one of the coil coupling parameters. For WPC compatibility, the transmitter coils and capacitance are specified and the resonant frequency point is fixed at 100 kHz. Power transfer is regulated by changing the operating frequency between 112 kHz to 205 kHz. The higher the frequency, the further from resonance and the lower the power. Duty cycle remains constant at 50% throughout the power band and is reduced only once 205 kHz is reached.

The WPC standard describes the dimension and materials of the coils. It also has information on tuning the coils to resonance. The value of the inductor and resonant capacitor are critical to proper operation and system efficiency.



Communication

Communication within the WPC is from the receiver to the transmitter, where the receiver tells the transmitter to send power and how much. In order to regulate, the receiver must communicate with the transmitter whether to increase or decrease frequency. The receiver monitors the rectifier output and using Amplitude Modulation (AM), sends packets of information to the transmitter. A packet is comprised of a preamble, a header, the actual message and a checksum, as defined by the WPC standard.

The receiver sends a packet by modulating an impedance network. This AM signal reflects back as a change in the voltage amplitude on the transmitter coil. The signal is demodulated and decoded by the transmitter side electronics and the frequency of its coil drive output is adjusted to close the regulation loop. The bq500211 features internal digital demodulation circuitry.

The modulated impedance network on the receiver can either be resistive or capacitive. Figure 3 shows the resistive modulation approach, where a resistor is periodically added to the load and also shows the resulting change in resonant curve which causes the amplitude change in the transmitter voltage indicated by the two operating points at the same frequency. Figure 4 shows the capacitive modulation approach, where a capacitor is periodically added to the load and also shows the resulting amplitude change in the transmitter voltage.




Figure 3. Receiver Resistive Modulation Circuit




Figure 4. Receiver Capacitive Modulation Circuit



Application Information

Coils and Matching Capacitors

The coil and matching capacitor selection for the transmitter has been established by WPC standard. This is fixed and cannot be changed on the transmitter side. The following is a list of available and compatible A5 transmitter coils:

Table 1. Summary of A5 Transmitter Coils

COIL MANUFACTURER	WPC A5 PART NUMBER (with magnet)	RESONANT TANK CAPACITANCE
Elytone	YT-56886	400 nF/50 V C0G
Mingstar	312-00004	400 nF/50 V C0G
TDK	TTX-52-TIS	400 nF/50 V C0G
Toko	X1415	400 nF/50 V C0G

Capacitor selection is critical to proper system operation. A total capacitance value of 400 nF is required in the resonant tank. This is the WPC system compatibility requirement, not a guideline.

NOTE

A total capacitance value of 400 nF/50 V (C0G dielectric type or equivalent) is required in the resonant tank to achieve a 100-kHz resonance frequency.

The capacitors chosen must be rated for at least 50 V and must be of quality C0G dielectric or equivalent. These are typically available in a 5% tolerance. The use of X7R types or below is not recommended if WPC compliance is required because critical WPC certification testing, such as the minimum modulation requirement, might fail.

A 400-nF capacitor is not a standard value and therefore several must be combined in parallel. The designer can combine a (4 nF x 100 nF) or a (180 nF + 220 nF) along with other combinations depending on market availability. All capacitors must be of high quality C0G type or equivalent and not mixed with lesser dielectric types.

Dynamic Power Limiting

Dynamic Power Limiting (DPL) allows operation from a 5-V supply with limited current capability (such as a USB port). There are two modes of operation selected via an input pin. In the dynamic mode, when the input voltage is observed drooping, the output power is limited to reduce the load and provides margin relative to the supply's capability. The second mode, or constant current mode, is designed specifically for operation from a 500-mA capable USB port, it restricts the output such that the input current remains below the 500-mA limit.

NOTE

Pin 4 must always be terminated, else erratic behavior may result.

Anytime the DPL control loop is regulating the operating point of the transmitter, the LED will indicate that DPL is active. The LED color and flashing pattern are determined by the LED Table. If the receiver sends a Control Error Packet (CEP) with a negative value, (for example, to reduce power to the load), the WPTX in DPL mode will respond to this CEP via the normal WPC control loop.

NOTE

Depending on LED_MODE selected, the power limit indication may be either solid amber (green + red) or solid red.



Option Select Pin

Pin 44 of the bq500211 is dedicated to programming the LED mode of the device. At power-up, an output bias current is applied to this pin to develop a voltage across the programming resistor. The resulting voltage is read by an internal ADC and the bin corresponding to that reading determines the operation mode and blink pattern based on Table 2.




Figure 5. Option Select Pin Programming

LED Indication Modes

The bq500211 can directly drive two LED outputs (pin 7 and pin 8) through a simple current limit resistor (typically 470 Ω), based on the mode selected. The two current limit resistors can be individually adjusted to tune or match the brightness of the two LEDs. Do not exceed the maximum output current rating of the device.

The resistor in Figure 5 connected to pin 44 and GND selects the desired LED indication scheme in Table 2.

Operational States LED LED DYNAMIC CONTROL SELECTION DESCRIPTION LED CHARGE **POWER** STANDBY FAULT **POWER** OPTION RESISTOR TRANSFER COMPLETE LIMITING LED1, green Х < 36.5 kΩ Reserved, do not use LED2, red LED1, green Off Blink slow On Off Blink slow 42.2 kΩ Choice number 1 LED2, red Off Off On Blink slow LED1, green Blink slow Off Blink slow On On 2 48.7 kΩ Choice number 2 LED2, red Blink slow On Off Off On LED1, green Off Off On Off Off 3 $56.2~k\Omega$ Choice number 3 LED2, red Off On Off Blink slow On LED1, green Off On Off Off Off 64.9 kΩ 4 Choice number 4 Off LED2, red Off Off On Blink slow > 75 kΩ Reserved all LFD off

Table 2. LED Modes



Shut Down via External Thermal Sensor or Trigger

Typical applications of the bq500211 will not require additional thermal protection. This shutdown feature is provided for enhanced applications and is not only limited to thermal shutdown. The key parameter is the 1.0 V threshold on pin 2. Voltage below 1.0 V on pin 2 causes the device to shutdown.

The application of thermal monitoring via a Negative Temperature Coefficient (NTC) sensor, for example, is straightforward. The NTC forms the lower leg of a temperature dependant voltage divider. The NTC leads are connected to the bq500211 device, pin 2 and GND. The threshold on pin 2 is set to 1.0 V, below which the system shuts down and a fault is indicated (depending on LED mode chosen).

To implement this feature follow these steps:

- 1) Consult the NTC datasheet and find the resistence vs temperature curve.
- 2) Determine the actual temperature where the NTC will be placed by using a thermal probe.
- 3) Read the NTC resistance at that temperature in the NTC datasheet, that is R_NTC.
- 4) Use the following formula to determine the upper leg resistor (R_Setpoint):

$$R_Setpoint = 2.3 \times R_NTC$$
 (1)

The system will restore normal operation after approximately five minutes or if the receiver is removed. If the feature is not used, this pin must be pulled high.

NOTE

Pin 2 must always be terminated, else erratic behavior may result.




Figure 6. Negative Temperature Coefficient (NTC) Application



Power Transfer Start Signal

The bq500211 features two signal outputs to indicate that power transfer has begun. Pin 23 outputs a 400-ms duration, 4-kHz square wave for driving low cost AC type ceramic buzzers. Pin 24 outputs logic high, also for 400 ms, which is suitable for DC type buzzers with built-in tone generators, or as a trigger for any type of customized indication scheme. If not used, these pins can be left open.

Power-On Reset

The bq500211 has an integrated Power-On Reset (POR) circuit which monitors the supply voltage and handles the correct device startup sequence. Additional supply voltage supervisor or reset circuits are not needed.

External Reset, RESET Pin

The bq500211 can be forced into a reset state by an external circuit connected to the $\overline{\text{RESET}}$ pin. A logic low voltage on this pin holds the device in reset. For normal operation, this pin is pulled up to 3.3 V_{CC} with a 10-k Ω pull-up resistor.

Trickle Charge and CS100

The WPC specification provides an End-of-Power Transfer message (EPT-01) to indicate charge complete. Upon receipt of the charge complete message, the bq500211 will change the LED indication to solid green LED output and halt power transfer for 5 seconds.

In some battery charging applications there is a benefit to continue the charging process in trickle-charge mode to top off the battery. There are several information packets in the WPC specification related to the levels of battery charge (Charge Status). The bq500211 uses these commands to enable top-off charging. The bq500211 changes the LED indication to reflect charge complete when a Charge Status message is 100% received, but unlike the response to an EPT, it will not halt power transfer while the LED is solid green. The mobile device can use a CS100 packet to enable trickle charge mode.

If the reported charge status drops below 90% normal, charging indication will be resumed.

Submit Documentation Feedback



MSP430G2001 Low Power Supervisor

This is an optional low-power feature. By adding the MSP430G2001, the entire bq500211 is periodically shut down to conserve power, yet all relevant states are recalled and all running LED status indicators remain on.

MSP430 Low Power Supervisor Details

Since the bq500211 needs an external low-power mode to significantly reduce power consumption, one way of positively achieving that goal is to remove its supply and completely shut it down. In doing so, however, the bq500211 goes through a reset and any data in memory would be lost. Important information regarding charge state, fault condition and operating mode would be cleared. The MSP430G2001 maintains the LED indication and stores previous charge state during the bq500211 reset period.

The LEDs indicators are now driven by the MSP430G2001, do not exceed the pin output current drive limit.

Using the suggested circuitry, a standby power reduction from 300 mW to less than 90 mW can be expected making it possible to achieve Energy Star rating.

The user does not need to program the MSP430G2001, an off-the-shelf part and any of the available packages can be used as long as the connections are correct. The required MSP430G2001 firmware is embedded in the bq500211 and is boot loaded at first power up, similar to a field update. The MSP430G2001 code cannot be modified by the user.

NOTE

The user cannot program the MSP430G2001 in this system.

All Unused Pins

All unused pins can be left open unless otherwise indicated. Pins 1, 7, 45 can be tied to GND to improve ground shielding. Please refer to the pin definition table for further explanations.

APPLICATION INFORMATION

Overview

The application schematic for the transmitter with reduced standby power is shown in Figure 7.

CAUTION

Please check the bq500211 product page for the most up-to-date application schematic and list of materials package before starting a new design.

Input Regulator

The bq500211 requires 3.3 VDC to operate. A buck regulator or a linear regulator can be used to step down from the 5-V system input. Either choice is fully WPC compatible, the decision lies in the user's requirements with respect to cost or efficiency.

The application example circuit utilizes a low-cost buck regulator, TPS62237, which on account of a 3-MHz switching frequency, can use a 0805 size chip inductor. This results in a very attractive combination, high performance, small size, ease of use and low cost.

Power Train


The bq500211 drives a phase-shifted full bridge. This is essentially twin half bridges and the choice of driver devices is quite simple, a pair of TPS28225 synchronous MOSFET drivers are used with four CSD17308Q2 NexFETs. Other combinations work and system performance with regards to efficiency and EMI emissions vary. Any alternate MOSFETs chosen must be fully saturated at 5-V gate drive and be sure to pay attention whether or not to use gate resistors; some tuning might be required.



Low Power Supervisor

Power reduction is achieved by periodically disabling the bq500211 while LED and housekeeping control functions are continued by U4 – the low-cost, low quiescent current microcontroller MSP430G2001. When U4 is present in the circuit (which is set by a pull-up resistor on bq500211 pin 25), the bq500211 at first power-up boots the MSP430G2001 with the necessary firmware and the two chips operate in tandem. During standby operation, the bq500211 periodically issues a SLEEP command, Q12 pulls the RESET pin low, therefore reducing its power consumption. Meanwhile, the MSP430G2001 maintains the LED indication and stores previous charge state during this bq500211 reset period. This bq500211 reset period is set by the RC time constant network of R26, C22 (from Figure 7). WPC compliance mandates receive detection within 500 ms, the power transmitter controller, bq500211, awakes every 400 ms to produce an analog ping and check if a valid device is present. Increasing this time constant, therefore is not advised; shortening could result in faster detection time with some decrease in efficiency.

Disabling Low Power Supervisor Mode



NOTE

Current sense shunt and amplifier circuitry are optional. The circuitry is needed to enable Foreign Object Detection (FOD) and a forward migration path to WPC1.1 compliance.

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated



PCB Layout

A good PCB layout is critical to proper system operation and due care should be taken. There are many references on proper PCB layout techniques.

Generally speaking, the system layout will require a 4-layer PCB layout, although a 2-layer PCB layout can be achieved. A proven and recommended approach to the layer stack-up has been:

- Layer 1, component placement and as much ground plane as possible.
- · Layer 2, clean ground.
- Layer 3, finish routing.
- Layer 4, clean ground.

Thus, the circuitry is virtually sandwiched between grounds. This minimizes EMI noise emissions and also provides a noise free voltage reference plane for device operation.

Keep as much copper as possible. Make sure the bq500211 GND pins and the power pad have a continuous flood connection to the ground plane. The power pad should also be stitched to the ground plane, which also acts as a heat sink for the bq500211. A good GND reference is necessary for proper bq500211 operation, such as analog-digital conversion, clock stability and best overall EMI performance.

Separate the analog ground plane from the power ground plane and use only one tie point to connect grounds. Having several tie points defeats the purpose of separating the grounds.

The COMM return signal from the resonant tank should be routed as a differential pair. This is intended to reduce stray noise induction. The frequencies of concern warrant low-noise analog signaling techniques, such as differential routing and shielding, but the COMM signal lines do not need to be impedance matched.

Typically a single chip controller solution with integrated power FET and synchronous rectifier will be used. To create a tight loop, pull in the buck inductor and power loop as close as possible. Likewise, the power-train, full-bridge components should be pulled together as tight as possible. See the bq500211EVM-045, bqTESLA Wireless Power TX EVM User's Guide (Texas Instruments Literature Number SLVU536) for layout examples.

References

Building a Wireless Power Transmitter, SLUA635

Technology, Wireless Power Consortium. http://www.wirelesspowerconsortium.com/

An Introduction to the Wireless Power Consortium Standard and TI's Compliant Solutions, Johns, Bill.

BQ500210 Datasheet

BQ51013 Datasheet

Typical Application Diagram




Figure 7. bq500211 Typical Low-Standby Power Application Diagram

TEXAS INSTRUMENTS




Figure 8. bq500211 Typical Low-Cost Application Diagram

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
BQ500211RGZR	NRND	Production	VQFN (RGZ) 48	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 0	BQ500211
BQ500211RGZR.A	NRND	Production	VQFN (RGZ) 48	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 0	BQ500211
BQ500211RGZR.B	NRND	Production	VQFN (RGZ) 48	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 0	BQ500211
BQ500211RGZT	NRND	Production	VQFN (RGZ) 48	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 0	BQ500211
BQ500211RGZT.A	NRND	Production	VQFN (RGZ) 48	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 0	BQ500211
BQ500211RGZT.B	NRND	Production	VQFN (RGZ) 48	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 0	BQ500211

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




PACKAGE OPTION ADDENDUM


www.ti.com 11-Nov-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 4-May-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ500211RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
BQ500211RGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2

www.ti.com 4-May-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ500211RGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0
BQ500211RGZT	VQFN	RGZ	48	250	210.0	185.0	35.0

7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224671/A



PLASTIC QUADFLAT PACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUADFLAT PACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025