



Support & training

CD54AC240, CD54AC244, CD54ACT240, CD54ACT241, CD54ACT244, CD74AC240, CD74AC244, CD74ACT240, CD74ACT241, CD74ACT244 INSTRUMENTS SCHS287C - DECEMBER 2023 - REVISED MAY 2024

CDx4AC24x, CDx4ACT24x Octal Buffer/Line Drivers, 3-State

1 Features

Texas

- SCR-Latch-up-resistant CMOS process and circuit design
- Speed of bipolar FAST /AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5V to 5.5V operation and • balanced noise immunity at 30% of the supply
- ±24mA output drive current
 - Fanout to 15 FAST* ICs
 - Drives 50ohm transmission lines

2 Description

The RCA CD54/74AC240, CD54/74AC241, CD54/74AC244 and the CD54/74ACT240, and CD54/74ACT241, and CD54/74ACT244 3-state octal buffer/line drivers use the RCA ADVANCED CMOS technology.

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE ⁽³⁾
CDx4AC/ACT24x	DW (SOIC, 20)	12.8mm x 10.3mm	12.8mm x 7.5mm
	N (PDIP, 20)	24.33mm x 9.4mm	24.33mm x 6.35mm

- For more information, see Section 10. (1)
- The package size (length × width) is a nominal value and (2) includes pins, where applicable.
- The body size (length × width) is a nominal value and does (3) not include pins.



Simplified Schematic

*FAST is a Registered Trademark of Fairchild Semiconductor Corp.



Table of Contents

1 Features	1
2 Description	1
3 Pin Configuration and Functions	3
4 Specifications	<mark>5</mark>
4.1 Absolute Maximum Ratings	
4.2 Recommended Operating Conditions	
4.3 Thermal Information	
4.4 Static Electrical Characteristics: AC Series	6
4.5 Electrical Characteristics: ACT Series	7
4.6 Switching Characteristics: AC Series	<mark>8</mark>
4.7 Switching Characteristics: ACT Series	<mark>8</mark>
5 Parameter Measurement Information	
6 Detailed Description	12
6.1 Overview	
6.2 Functional Block Diagram	

6.3 Device Functional Modes	12
7 Application and Implementation	
7.1 Power Supply Recommendations	
7.2 Layout.	
8 Device and Documentation Support	15
8.1 Documentation Support (Analog)	15
8.2 Receiving Notification of Documentation Updates.	
8.3 Support Resources	
8.4 Trademarks	
8.5 Electrostatic Discharge Caution	15
8.6 Glossary	
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	16

www.ti.com



3 Pin Configuration and Functions






Figure 3-1. CD54/74AC, ACT240 Types Terminal Assignment






Figure 3-3. CD54/74AC, ACT244 Types Terminal Assignment

Submit Document Feedback 3

Product Folder Links: CD54AC240 CD54AC244 CD54AC7240 CD54AC7241 CD54AC7244 CD74AC240 CD74AC244 CD74AC7240 CD74AC7241 CD74AC7244

Table 3-1. Pin Functions

	PIN	TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME		DESCRIPTION
1 0E	1	I	Bank 1, output enable, active low
1A0	2	I	Bank 1, channel 1 input
2Y3	3	0	Bank 2, channel 4 output
1A1	4	I	Bank 1, channel 2 input
2Y2	5	0	Bank 2, channel 3 output
1A2	6	I	Bank 1, channel 3 input
2Y1	7	0	Bank 2, channel 2 output
1A3	8	I	Bank 1, channel 4 input
2Y0	9	0	Bank 2, channel 1 output
GND	10	G	Ground
2A0	11	I	Bank 2, channel 1 input
1Y3	12	0	Bank 1, channel 4 output
2A1	13	I	Bank 2, channel 2 input
1Y2	14	0	Bank 1, channel 3 output
2A2	15	I	Bank 2, channel 3 input
1Y1	16	0	Bank 1, channel 2 output
2A3	17	I	Bank 2, channel 4 input
1Y0	18	0	Bank 1, channel 1 output
2 0E	19	I	Bank 2, output enable, active low
V _{CC}	20	Р	Positive supply
Thermal pad ⁽	2)	_	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply

(1) I = input, O = output, I/O = input or output, G = ground, P = power.

(2) RKS package only.

Copyright © 2024 Texas Instruments Incorporated



4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{cc}	Supply voltage		-0.5	6	V
I _{IK}	Input diode current	$(V_1 < -0.5 V \text{ or } V_1 > V_{CC} + 0.5 V)$		±20	mA
I _{ОК}	Output diode current	$(V_o < -0.5 V \text{ or } V_O > V_{CC} + 0.5 V)$		±50	mA
Io	Output source or sink current per output pin	$(V_{O} > -0.5 V \text{ or } V_{O} < V_{CC} + 0.5 V)$		±50	mA
	V_{CC} or ground current, (I _{CC} or I _{GND})			±100	mA ⁽²⁾
T _{stg}	Storage temperature		-65	+150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) For up to 4 outputs per device: add \pm 25 mA for each additional output.

4.2 Recommended Operating Conditions

For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

	CHARACTER	ISTIC		MIN	MAX	UNIT
	Supply voltage					
V _{CC} ⁽¹⁾	AC Types			1.5	5.5	V
VCC	ACT Types		4.5	5.5	V	
V _I , V _O	V _O Input or Output Voltage			0	V _{CC}	V
Ŧ	Operating Temperature	CD54		-55	+125	°C
T _A	Operating remperature	CD74		-40	+85	C
	Input Rise and Fall Slew Rate)				
at 1.5 V to 3 V (AC Types)				0	50	ns/V
dt/dv at 3.6 v to 5.5 V (AC Types)				0	20	ns/V
	at 4.5 V to 5.5 V (A	CT Types)		0	10	ns/V

(1) Unless otherwise specified, all voltages are referenced to ground.

4.3 Thermal Information

		CDx4AC	ACT24x	
	THERMAL METRIC ⁽¹⁾	DW (SOIC)	N (PDIP)	UNIT
		20 P	INS	
$R_{\theta J A}$	Junction-to-ambient thermal resistance	101.2	40	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

Submit Document Feedback 5

4.4 Static Electrical Characteristics: AC Series

					A	MBIENT	TEMPER	ATURE	(T _A) - °C		
	CHARACTERISTICS	TEST CON	DITIONS	V _{cc} (V)	+25	5	-40 to	+85	-55 to +125		UNIT
		V _I (V)	I _O (mA)		MIN	MAX	MIN	MAX	MIN	MAX	
VIH				1.5	1.2	_	1.2	_	1.2	_	
	High-Level Input Voltage			3	2.1	_	2.1	_	2.1		v
	volidgo			5.5	3.85	_	3.85	_	3.85	_	
VIL				1.5	_	0.3	_	0.3	_	0.3	
	Low-Level Input Voltage			3		0.9	_	0.9		0.9	V
				5.5		1.65	_	1.65		1.65	
V _{OH}			-0.05	1.5	1.4	_	1.4	_	1.4	_	
			-0.05	3	2.9	_	2.9	_	2.9	_	
		V_{IH} or V_{IL}	-0.05	4.5	4.4	_	4.4	_	4.4	_	V
	High-Level Output Voltage		-4	3	2.58	_	2.48	_	2.4	_	
			-24	4.5	3.94	_	3.8	_	3.7	_	
		(1) (2)	-75	5.5		_	3.85	_	_	_	
		``,``	-50	5.5		_	_		3.85	_	
V _{ol}			0.05	1.5		0.1	_	0.1	_	0.1	
			0.05	3		0.1	_	0.1	_	0.1	
		V _{IH} or V _{il}	0.05	4.5		0.1	_	0.1	_	0.1	V
	Low-Level Output Voltage		12	3	_	0.36	_	0.44		0.5	
			24	4.5		0.36	_	0.44	_	0.5	
		(1) (2)	75	5.5		_	_	1.65	_	_	
		``,``	50	5.5		_	_	_	_	1.65	
I _I	Input Leakage Current	V _{CC} or GND		5.5		±0.1	_	±1	_	±1	μA
l _{oz}	3-State Leakage Current	v _{IH} or V _{II} V _O = V _{CC} or GND		5.5	_	±0.5	_	±5	_	±10	μA
I _{CC}	Quiescent Supply Current, MSI	V _{CC} or GND	0	5.5		8		80		160	μA

(1) Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

(2) Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

6

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: CD54AC240 CD54AC244 CD54ACT240 CD54ACT241 CD54ACT244 CD74AC240 CD74AC244 CD74ACT240 CD74ACT241 CD74ACT244



4.5 Electrical Characteristics: ACT Series

		TEST			Α	MBIEN	T TEMPER	ATURE	(T _A) - °C				
	CHARACTERISTICS	COND	CONDITIONS		CONDITIONS V _{CC} (V)		+25	+25		+85	-55 to +125		UNIT
		V ₁ (V)	I _O (mA)		MIN	MAX	MIN	MAX	MIN	MAX			
VIH	High-Level Input Voltage			4.5 to 5.5	2	_	2	_	2	_	V		
V _{IL}	Low-Level Input Voltage			4.5 to 5.5	_	0.8		0.8		0.8	V		
		V _{IH} or	-0.05	4.5	4.4	_	4.4	_	4.4	_			
	High-Level Output Voltage	V _{IL}	-24	4.5	3.94	_	3.8	_	3.7	_	V		
V _{OH}		(1) (2)	-75	5.5	_	_	3.85	_		_	v		
		,	-50	5.5	_	_	_	_	3.85	_			
		V _{IH} or	0.05	4.5	_	0.1		0.1	_	0.1			
		VIL	24	4.5		0.36		0.44	_	0.5	v		
V _{OL}	Low-Level Output Voltage	(1) (2)	75	5.5		_	_	1.65	_	_	v		
		,	50	5.5			_	_	_	1.65			
I _I	Input Leakage Current	V _{CC} or GND		5.5		±0.1	_	±1		±1	μA		
I _{OZ}	3-State Leakage Current	$V_{IH} \text{ or } V_{IL} V_{O} = V_{CC} \text{ or GND}$		5.5	_	±0.5	_	±5		±10	μA		
I _{CC}	Quiescent Supply Current, MSI	V _{CC} or GND	0	5.5		8	_	80	_	160	μΑ		
	Additional Quiescent Supply Current per Input Pin												
ΔI _{CC}	TTL Inputs High	V _{cc} -2.1		4.5 to 5.5		2.4	_	2.8	_	3	mA		
	1 Unit Load	1											

(1) Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

(2) Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C. 75 ohms at +125°C.

Table 4-1. Act Input Loading Tables						
CD54/74	ACT240					
INPUT	UNIT LOADS ⁽¹⁾					
nA0 - A3	1.42					
10E	0.83					
20E	0.83					
CD54/74	ACT241					
INPUT	UNIT LOADS ⁽¹⁾					
nA0 - A3	0.5					
10E	0.83					

CD54/74ACT244						
INPUT	UNIT LOADS ⁽¹⁾					
nA0 - A3	0.5					
10E	0.83					
20E	0.83					

1.67

20E

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback 7

Product Folder Links: CD54AC240 CD54AC244 CD54AC7240 CD54AC7241 CD54AC7244 CD74AC240 CD74AC244 CD74AC7240 CD74AC7241 CD74AC7241 CD74AC7244

4.6 Switching Characteristics: AC Series

 t_r , t_l 3 ns, C_L = 50 pF

				AMBIENT	TEMPER	RATURE (T	д) - °С	
PARA	AMETER	CHARACTERISTICS	V _{cc} (V)	-40 to +	+85	-55 to +	·125	UNIT
				MIN	MAX	MIN	MAX	
Propagat	tion Delays: l	Data to Outputs						
t _{PLH}			1.5	_	82	—	90	
		AC 240	3.3 ⁽¹⁾	2.6	9.2	2.5	10.1	ns
t _{PHL}			5	1.9	6.5	1.8	7.2	
t _{PLH}			1.5	_	93		103	
		AC 241, 244	3.3	3	10.5	2.9	11.5	ns
t _{PHL}			5	2.2	7.5	2.1	8.2	
t _{PZL}			1.5	_	136		_	
		Output Enable Times	3.3	4.6	16.4	4.5	18	ns
t _{PZH}			5	3.1	10.9	3	12	
t _{PLZ}			1.5	_	136	_	150	
		Output Disable Times	3.3	3.9	13.6	3.8	15	ns
t _{PHZ}			5	3.1	10.9	3	12	
Power D	issipation Ca	pacitance						
C _{PD} §		AC240	_	65 Ty	р.	65 Ty	р.	۳ ۲
		AC241, 244	_	71 Typ.		71 Ty	р.	pF
Min. (Val	ley) V _{oh}							
V _{OHV}	During Sv Switching	vitching of Other Outputs (Output Under Test Not)	5	4 Typ @25°C				V
Max. (Pe	eak) V _{OL}							
V _{OLP}	During Sv Switching	uring Switching of Other Outputs (Output Under Test Not						V
CI	Input Cap	pacitance	_	—	10		10	pF
Co	3-State O	utput Capacitance	_	_	15	_	15	pF

4.7 Switching Characteristics: ACT Series

 t_r , t_l = 3 ns, C_L = 50 pF

			AMBIENT TEMPERATURE (T _A) - °C					
PARAMETER	CHARACTERISTICS	V _{cc} (V)	-40 to ·	+85	-55 to +125		UNIT	
			MIN	MAX	MIN	MAX		
Propagation Delays: D	ata to Outputs							
t _{PLH}	ACT240	5 ⁽²⁾	2.3	7.8	2.2	8.6	ns	
t _{PHL}	AC 1240	3. /	2.0	7.0	2.2	0.0	115	
t _{PLH}	ACT241, 244	5	2.5	8.7	2.4	9.6	ns	
t _{PHL}		5	2.0	0.7		0.0	115	
t _{PZL}	Output Enable Times	5	3.5	12.2	3.4	13.4	ns	
t _{PZH}		3	0.0	12.2	5.4	13.4	113	
t _{PLZ}	Output Disable Times	5	3.5	12.2	3.4	13.4	ns	
t _{PHZ}		3	0.0	12.2	0.4	10.4	113	
Power Dissipation Cap	acitance							
C _{PD} § ⁽³⁾	ACT240	_	65 Ty	'p	65 Ty	p	pF	
	ACT241, 244	_	71 Ty	γp	71 Ty	'n	pF	

Submit Document Feedback

8

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: CD54AC240 CD54AC244 CD54ACT240 CD54ACT241 CD54ACT244 CD74AC240 CD74AC244 CD74ACT240 CD74ACT241 CD74ACT244



t_r , t_l = 3 ns, C_L = 50 pF

			AMBIENT	TEMPE	RATURE (T	A) - °C		
PARAM	IETER CHARACTERISTICS	V _{CC} (V)	-40 to +85		-55 to +125		UNIT	
			MIN	MAX	MIN	MAX		
Min. (Valley) V _{oh}								
V _{OHV} ⁽¹⁾	During Switching of Other Outputs (Output Under Test Not Switching)	5	4 Typ @25°C				V	
Max. (Peak) \	/ _{OL}							
V _{OLP} ⁽¹⁾	During Switching of Other Outputs (Output Under Test Not Switching)	5	1 Typ. @ 25°C				V	
CI	Input Capacitance	—	_	10	_	10	pF	
Co	3-State Output Capacitance	—	_	15	_	15	pF	

(1) 3.3 V: min. is @ 3.6 V; max. is @ 3 V

(2) 5 V: min. is @ 5.5 V; max. is @ 4.5 V

(3) C_{PD} is used to determine the dynamic power consumption, per package.


a. For AC series: $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$

b. For ACT series: $P_D = V_{CC} {}^2 f_i (C_{PD} + C_L) + V_{CC} \Delta I_{CC}$ where f_i = input frequency

i. C_L = output load capacitance

ii. V_{CC} = supply voltage.

5 Parameter Measurement Information



- A. V_{OHV} AND V_{OLP} ARE MEASURED WITH RESPECT TO A GROUND REFERENCE NEAR THE OUTPUT UNDER TEST.
- B. INPUT PULSES HAVE THE FOLLOWING CHARACTERISTICS: PRR \leq 1 MHz, t_r = 3 ns, t_f = 3 ns, SKEW 1 ns.
- C. R.F. FIXTURE WITH 700-MHz DESIGN RULES REQUIRED. IC SHOULD BE SOLDERED INTO TEST BOARD AND BYPASSED WITH 0.1 μ F CAPACITOR. SCOPE AND PROBES REQUIRE 700-MHz BANDWIDTH.
- D. 92CS-42406





Figure 5-1. Simultaneous Switching Transient Waveforms.

Figure 5-2. Three-state Propagation Delay Times and Test Circuit.

EXAS CD54AC240, CD54AC244, CD54ACT240, CD54ACT241, CD54ACT244, CD74AC240, CD74AC244, **INSTRUMENTS** CD74ACT240, CD74ACT241, CD74ACT244 www.ti.com SCHS287C - DECEMBER 2023 - REVISED MAY 2024



9205-42407

Figure 5-3. Propagation Delay Times and Test Circuit.

	CDX4AC	CDX4ACT
Input Level	V _{CC}	3 V
Input Switching Voltage, V_S	0.5 V _{CC}	1.5 V
Output Switching Voltage, V_S	0.5 V _{CC}	0.5 V _{CC}

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback 11 Product Folder Links: CD54AC240 CD54AC244 CD54ACT240 CD54ACT241 CD54ACT244 CD74AC240 CD74AC244 CD74ACT240

CD74ACT241 CD74ACT244

6 Detailed Description


6.1 Overview

The RCA CD54/74AC240, CD54/74AC241, and CD54/74AC244 and the CD54/74ACT240, CD54/74ACT241, and CD54/74ACT244 3-state octal buffer/line drivers use the RCA ADVANCED CMOS technology. The CD54/74AC/ACT240 and CD54/74AC/ACT244 have active-LOW output enables (1OE, 2OE). The CD54/74AC/ACT241 has one active-LOW (1OE) and one active-HIGH (2OE) output enable.

The CD74AC240 and CD74ACT240 are supplied in 20-lead dual-in-line plastic packages (E suffix) and 20-lead small-outline packages (M and M96 suffixes). The CD74AC241 is supplied in 20-lead dual-in-line plastic packages (E suffix) and the CD74ACT241 is supplied in 20-lead dual-in-line plastic packages (E suffix) and 20-lead small-outline packages (M96 suffix). The CD74AC244 and CD74ACT244 are supplied in 20-lead dual-in-line plastic packages (E suffix), 20-lead small-outline packages (M and M96 suffix), 20-lead small-outline packages (M and M96 suffixes), and 20-lead shrink small-outline packages (SM96 suffix). These package types are operable over the following temperature ranges: Commercial (0 to 70\u0001C); Industrial (-40 to +85\u0001C); and Extended Industrial/Military (-55 to + 125\u0001C).

The CD54AC240 and CD54AC244 and the CD54ACT240, CD54ACT241, and CD54ACT244 are supplied in 20-lead hermetic dual-in-line ceramic packages (F3A suffix) and are operable over the -55 to $+125\u0001C$ temperature range.

6.2 Functional Block Diagram



6.3 Device Functional Modes

Table 6-1. Truth Tables

INPUTS	OUTP UT		
10E, 20E	Α	Y	
L	L	Н	
L	Н	L	
н	Х	Z	
(AC/ACT			

INPUTS	OUT PUT		
10E, 20E	Α	Y	
L	L	L	
L	Н	н	
Н	Х	Z	
(AC/ACT	244)		

12 Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: CD54AC240 CD54AC244 CD54ACT240 CD54ACT241 CD54ACT244 CD74AC240 CD74AC244 CD74ACT240 CD74ACT241 CD74ACT244



INPUTS	OUTPUT	INP	UTS	OUTPUT		
10E	1A	1Y	20E	2A	2Y	
L	L	L	L	Х	Z	
L	Н	Н	Н	L	L	
Н	Х	Z	Н	Н	Н	
		(AC/ACT241)			

Submit Document Feedback 13 Product Folder Links: CD54AC240 CD54AC244 CD54ACT240 CD54ACT241 CD54ACT244 CD74AC240 CD74AC244 CD74AC7240

CD74ACT241 CD74ACT244

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in Section 4.2.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends 0.1 μ F and if there are multiple V_{CC} terminals, then TI recommends .01 μ F or .022 μ F for each power terminal. It is okay to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

7.2 Layout

7.2.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. It is generally okay to float outputs unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This does not disable the input section of the IOs so they cannot float when disabled.

8 Device and Documentation Support

8.1 Documentation Support (Analog)

8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY								
CD74AC240	Click here	Click here	Click here	Click here	Click here								
CD74AC244	Click here	Click here	Click here	Click here	Click here								
CD74ACT240	Click here	Click here	Click here	Click here	Click here								
CD74ACT241	Click here	Click here	Click here	Click here	Click here								
CD74ACT244	Click here	Click here	Click here	Click here	Click here								

Table 8-1, Related Links

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own guestion to get the guick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (January 2004) to Revision C (May 2024)

Page Added Device Information table, Pin Functions table, Thermal Information table, Device Functional Modes, Application and Implementation section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section1

Submit Document Feedback 15

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CD54AC240F3A	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54AC240F3A	Samples
CD54AC244F3A	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54AC244F3A	Samples
CD54ACT240F3A	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54ACT240F3A	Samples
CD54ACT241F3A	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54ACT241F3A	Samples
CD54ACT244F3A	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54ACT244F3A	Samples
CD74AC240E	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74AC240E	Samples
CD74AC240EE4	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74AC240E	Samples
CD74AC240M	OBSOLET	SOIC	DW	20		TBD	Call TI	Call TI	-55 to 125	AC240M	
CD74AC240M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC240M	Samples
CD74AC244E	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74AC244E	Samples
CD74AC244M	OBSOLET	SOIC	DW	20		TBD	Call TI	Call TI	-55 to 125	AC244M	
CD74AC244M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	(AC244, AC244M)	Samples
CD74ACT240E	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74ACT240E	Samples
CD74ACT240M	OBSOLET	SOIC	DW	20		TBD	Call TI	Call TI	-55 to 125	ACT240M	
CD74ACT240M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT240M	Samples
CD74ACT240M96E4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT240M	Samples
CD74ACT241E	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74ACT241E	Samples
CD74ACT241M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT241M	Samples
CD74ACT244E	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74ACT244E	Samples
CD74ACT244M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	(ACT244, ACT244M)	Samples



(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54AC240, CD54AC244, CD54ACT240, CD54ACT241, CD54ACT244, CD74AC240, CD74AC244, CD74ACT240, CD74ACT241, CD74ACT244 :

• Catalog : CD74AC240, CD74AC244, CD74ACT240, CD74ACT241, CD74ACT244

• Military : CD54AC240, CD54AC244, CD54ACT240, CD54ACT241, CD54ACT244

NOTE: Qualified Version Definitions:



- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications


www.ti.com

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74AC240M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74AC244M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74AC244M96	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
CD74ACT240M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74ACT241M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74ACT244M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74ACT244M96	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

4-May-2024



		· · · · · · · · · · · · · · · · · · ·					
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74AC240M96	SOIC	DW	20	2000	367.0	367.0	45.0
CD74AC244M96	SOIC	DW	20	2000	367.0	367.0	45.0
CD74AC244M96	SOIC	DW	20	2000	356.0	356.0	45.0
CD74ACT240M96	SOIC	DW	20	2000	367.0	367.0	45.0
CD74ACT241M96	SOIC	DW	20	2000	367.0	367.0	45.0
CD74ACT244M96	SOIC	DW	20	2000	367.0	367.0	45.0
CD74ACT244M96	SOIC	DW	20	2000	356.0	356.0	45.0

TEXAS INSTRUMENTS

www.ti.com

4-May-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD74AC240E	N	PDIP	20	20	506	13.97	11230	4.32
CD74AC240EE4	N	PDIP	20	20	506	13.97	11230	4.32
CD74AC244E	N	PDIP	20	20	506	13.97	11230	4.32
CD74ACT240E	N	PDIP	20	20	506	13.97	11230	4.32
CD74ACT241E	N	PDIP	20	20	506	13.97	11230	4.32
CD74ACT244E	N	PDIP	20	20	506	13.97	11230	4.32

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated