



Support & training



SLPS692B - OCTOBER 2017 - REVISED OCTOBER 2021

CSD25501F3 –20-V P-Channel FemtoFET[™] MOSFET

1 Features


- Low on-resistance
- Ultra-low Q_g and Q_{gd}
- Ultra-small footprint
 - 0.7 mm × 0.6 mm
- Low profile
 - 0.22-mm max height
- Integrated ESD protection diode
- Lead and halogen free
- RoHS compliant

2 Applications

- · Optimized for load switch applications
- · Battery applications
- Handheld and mobile applications

3 Description

This –20-V, 64-m Ω , P-Channel FemtoFET[™] MOSFET is designed and optimized to minimize the footprint in many handheld and mobile applications. This technology is capable of replacing standard small signal MOSFETs while providing a substantial reduction in footprint size. The integrated 10-k Ω clamp resistor (R_C) allows the gate voltage (V_{GS}) to be operated above the maximum internal gate oxide value of –6 V, depending on duty cycle. The gate leakage (I_{GSS}) through the diode increases as V_{GS} is increased above –6 V.



Product Summary

T _A = 25°	2 °	TYPICAL VA	TYPICAL VALUE				
V _{DS}	Drain-to-Source Voltage	-20		V			
Qg	Gate Charge Total (-4.5 V)	1.02		nC			
Q _{gd}	Gate Charge Gate-to-Drain	e Gate-to-Drain 0.09					
R _{DS(on)}		V _{GS} = -1.8 V	120				
	Drain-to-Source On-Resistance	V _{GS} = -2.5 V	86	mΩ			
		V _{GS} = -4.5 V	64				
V _{GS(th)}	Threshold Voltage	-0.75	-0.75				

Device Information

DEVICE ⁽¹⁾	QTY	MEDIA	PACKAGE	SHIP
CSD25501F3	3000		Femto	Tape
CSD25501F3T	250	7-Inch Reel	0.73-mm × 0.64-mm Land Grid Array (LGA)	and Reel


(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 25	°C (unless otherwise stated)	VALUE	UNIT
V _{DS}	Drain-to-Source Voltage	-20	V
V _{GS}	Gate-to-Source Voltage	-20	V
I _D	Continuous Drain Current ⁽¹⁾	-3.6	А
I _{DM}	Pulsed Drain Current ^{(1) (2)}	-13.6	А
PD	Power Dissipation ⁽¹⁾	500	mW
V	Human Body Model (HBM)	4000	v
V _(ESD)	Charged Device Model (CDM)	2000	v
T _J , T _{stg}	Operating Junction, Storage Temperature	–55 to 150	°C

(1) Typical $R_{\theta JA} = 255^{\circ}$ C/W mounted on FR4 material with minimum Cu mounting area.

(2) Pulse duration $\leq 100 \ \mu s$, duty cycle $\leq 1\%$.








Table of Contents

1 Features1	6.1 Receiving Notification of Documentation Updates6
2 Applications1	6.2 Support Resources6
3 Description1	6.3 Trademarks6
4 Revision History	6.4 Electrostatic Discharge Caution6
5 Specifications	6.5 Glossary6
5.1 Electrical Characteristics	7 Mechanical, Packaging, and Orderable Information7
5.2 Thermal Information3	7.1 Mechanical Dimensions7
5.3 Typical MOSFET Characteristics4	7.2 Recommended Minimum PCB Layout8
6 Device and Documentation Support6	7.3 Recommended Stencil Pattern

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (January 2018) to Revision B (October 2021)						
Added footnote with link to support document	8					
Changes from Revision * (October 2017) to Revision A (January 2018)	Page					
Added mechanical dimension information and Table 7-1	7					



5 Specifications

5.1 Electrical Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0 V, I _{DS} = -250 μA	-20			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = -16 V			-50	nA
		V _{DS} = 0 V, V _{GS} = -6 V			-50	nA
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = -16 V			-1	mA
V _{GS(th)}	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{DS} = -250 \ \mu A$	-0.45	-0.75	-1.05	V
		V _{GS} = -1.8 V, I _{DS} = -0.1 A		120	260	
R _{DS(on)}	Drain-to-source on-resistance	$V_{GS} = -2.5 \text{ V}, \text{ I}_{DS} = -0.4 \text{ A}$		86	125	mΩ
		$V_{GS} = -4.5 \text{ V}, \text{ I}_{DS} = -0.4 \text{ A}$		64	76	
9 _{fs}	Transconductance	$V_{DS} = -2 V$, $I_{DS} = -0.4 A$		3.4		S
DYNAMI	C CHARACTERISTICS	· · ·			I	
C _{iss}	Input capacitance			295	385	pF
C _{oss}	Output capacitance	$V_{GS} = 0 V, V_{DS} = -10 V,$ f = 100 kHz		70	91	pF
C _{rss}	Reverse transfer capacitance			4.1	5.3	pF
R _G	Series gate resistance			33		Ω
R _C	Series clamp resistance			10,000		Ω
Qg	Gate charge total (-4.5 V)			1.02	1.33	nC
Q _{gd}	Gate charge gate-to-drain	V _{DS} = -10 V, I _{DS} = -0.4 A		0.09		nC
Q _{gs}	Gate charge gate-to-source	$V_{\rm DS} = -10$ V, $I_{\rm DS} = -0.4$ A		0.45		nC
Q _{g(th)}	Gate charge at V _{th}			0.36		nC
Q _{oss}	Output charge	V _{DS} = -10 V, V _{GS} = 0 V		1.8		nC
t _{d(on)}	Turnon delay time			474		ns
t _r	Rise time	V _{DS} = -10 V, V _{GS} = -4.5 V,		428		ns
t _{d(off)}	Turnoff delay time	$I_{DS} = -0.4 \text{ A}, \text{ R}_{G} = 0 \Omega$		1154		ns
t _f	Fall time			945		ns
DIODE C	CHARACTERISTICS				I	
V _{SD}	Diode forward voltage	I _{SD} = -0.4 A, V _{GS} = 0 V		-0.73	-0.95	V
Q _{rr}	Reverse recovery charge	$V_{1} = 10 V_{1} = 0.4 A di/dt = 200 A/m$		3.0		nC
t _{rr}	Reverse recovery time	$V_{DS} = -10 \text{ V}, \text{ I}_{\text{F}} = -0.4 \text{ A}, \text{ di/dt} = 200 \text{ A/}\mu\text{s}$		7.4		ns

5.2 Thermal Information

 $T_A = 25^{\circ}C$ (unless otherwise stated)

	THERMAL METRIC	TYPICAL VALUES	UNIT
P	Junction-to-ambient thermal resistance ⁽¹⁾	90	°C/W
R _{θJA}	Junction-to-ambient thermal resistance ⁽²⁾	255	°C/W


(1) Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.


(2) Device mounted on FR4 material with minimum Cu mounting area.



5.3 Typical MOSFET Characteristics

T_A = 25°C (unless otherwise stated)








5.3 Typical MOSFET Characteristics (continued)

 $T_A = 25^{\circ}C$ (unless otherwise stated)





6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

6.3 Trademarks

FemtoFET[™] and TI E2E[™] are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

6.5 Glossary


TI Glossary This glossary lists and explains terms, acronyms, and definitions.



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Mechanical Dimensions




4223685/A 05/2017

- A. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- B. This drawing is subject to change without notice.
- C. This package is a Pb-free bump design. Bump finish may vary. To determine the exact finish, refer to the device data sheet or contact a local TI representative.

Table 7-1. Pin Configuration							
POSITION DESIGNATION							
Pin 1	Gate						
Pin 2	Source						
Pin 3	Drain						




7.2 Recommended Minimum PCB Layout



- A. All dimensions are in millimeters.
- B. For more information, see FemtoFET Surface Mount Guide (SLRA003D).

7.3 Recommended Stencil Pattern



A. All dimensions are in millimeters.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD25501F3	ACTIVE	PICOSTAR	YJN	3	3000	RoHS & Green	NIAU	Level-1-260C-UNLIM	-55 to 150	V	Samples
CSD25501F3T	ACTIVE	PICOSTAR	YJN	3	250	RoHS & Green	NIAU	Level-1-260C-UNLIM	-55 to 150	V	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

11-Jan-2022



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	CSD25501F3	PICOSTAF	YJN	3	3000	180.0	8.4	0.7	0.79	0.31	4.0	8.0	Q2
	CSD25501F3T	PICOSTAF	YJN	3	250	180.0	8.4	0.7	0.79	0.31	4.0	8.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

21-Oct-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD25501F3	PICOSTAR	YJN	3	3000	182.0	182.0	20.0
CSD25501F3T	PICOSTAR	YJN	3	250	182.0	182.0	20.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated