

# **DUAL 10-BIT, 200 MSPS, DIGITAL-TO-ANALOG CONVERTER**

Check for Samples: DAC5652-EP

## **FEATURES**

- 10-Bit Dual Transmit Digital-to-Analog Converter (DAC)
- 200 MSPS Update Rate
- Single Supply: 3 V to 3.6 V
- High Spurious-Free Dynamic Range (SFDR):
   80 dBc at 5 MHz
- High Third-Order Two-Tone Intermodulation (IMD3): 78 dBc at 15.1 MHz and 16.1 MHz
- Independent or Single Resistor Gain Control
- Dual or Interleaved Data
- On-Chip 1.2 V Reference
- Low Power: 290 mW
- Power-Down Mode: 9 mW
- Package: 48-Pin Thin Quad Flat Pack (TQFP)

## **APPLICATIONS**

- Cellular Base Transceiver Station Transmit Channel
  - CDMA: W-CDMA, CDMA2000, IS-95
  - TDMA: GSM, IS-136, EDGE/UWC-136
- Medical/Test Instrumentation
- Arbitrary Waveform Generators (ARB)
- Direct Digital Synthesis (DDS)
- Cable Modem Termination System (CMTS)

# SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly and Test Site
- · One Fabrication Site
- Available in Military (-55°C to 125°C)
   Temperature Range
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability

#### DESCRIPTION/ORDERING INFORMATION

The DAC5652 is a monolithic, dual channel, 10-bit, high speed, digital-to-analog converter (DAC) with on-chip voltage reference.

Operating with update rates of up to 200 MSPS, the DAC5652 offers exceptional dynamic performance, tight gain, and offset matching characteristics that make it suitable in either I/Q baseband or direct IF communication applications.

Each DAC has a high impedance differential current output, suitable for single ended or differential analog-output configurations. External resistors allow scaling of the full-scale output current for each DAC separately or together, typically between 2 mA and 20 mA. An accurate on-chip voltage reference is temperature-compensated and delivers a stable 1.2 V reference voltage. Optionally, an external reference may be used.

The DAC5652 has two 10-bit parallel input ports with separate clocks and data latches. For flexibility, the DAC5652 also supports multiplexed data for each DAC on one port when operating in the interleaved mode.

The DAC5652 has been specifically designed for a differential transformer coupled output with a 50  $\Omega$  doubly terminated load. For a 20 mA full scale output current, both a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (–2 dBm output power) are supported.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The DAC5652 is available in a 48-pin thin quad flat pack (TQFP). Pin compatibility between family members provides 10-bit (DAC5652), 12-bit (DAC5662), and 14-bit (DAC5672) resolution. Furthermore, the DAC5652 is pin compatible to the DAC2900 and AD9763 dual DACs. The device is characterized for operation over the military temperature range of –55°C to 125°C.

### **FUNCTIONAL BLOCK DIAGRAM**




Table 1. ORDERING INFORMATION<sup>(1)</sup>


T <sub>A</sub>	PACK	AGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
–55°C to 125°C	48-PIN TQFP	Tape and reel	DAC5652MPFBREP	DAC5652EP	
		Tape	DAC5652MPFBEP	DAC5652EP	

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



## **DEVICE INFORMATION**



#### **TERMINAL FUNCTIONS**

TERMIN	IAL	I/O	DECODINE			
NAME			DESCRIPTION			
AGND	38	I	Analog ground			
AVDD	47	ı	Analog supply voltage			
BIASJ_A	44	0	Full-scale output current bias for DACA			
BIASJ_B	41	0	Full-scale output current bias for DACB			
CLKA/CLKIQ	18	I	Clock input for DACA, CLKIQ in interleaved mode			
CLKB/RESETIQ	19	I	Clock input for DACB, RESETIQ in interleaved mode			
DA[9:0]	1–10	I	Data port A. DA9 is MSB and DA0 is LSB.			
DB[9:0]	23–32	I	Data port B. DB9 is MSB and DB0 is LSB.			
DGND	15, 21	I	Digital ground			
DVDD	16, 22	I	Digital supply voltage			
EXTIO	43	I/O	Internal reference output (bypass with 0.1 µF to AGND) or external reference input			
GSET	42	I	Gain-setting mode: H = 1 resistor, L = 2 resistors. Internal pullup.			
IOUTA1	46	0	DACA current output. Full scale with all bits of DA high.			
IOUTA2	45	0	DACA complementary current output. Full scale with all bits of DA low.			
IOUTB1	39	0	DACB current output. Full scale with all bits of DB high.			
IOUTB2	40	0	DACB complementary current output. Full scale with all bits of DB low.			
MODE	48	I	Mode select: H – dual bus, L – interleaved. Internal pullup.			
NC	11–14, 33–36		Factory use only. Pins must be connected to DGND or left unconnected.			
SLEEP	37	I	Sleep function control input: H = DAC in power-down mode, L = DAC in operating mode. Internal pulldown.			
WRTA/WRTIQ	17	I	Input write signal for PORT A (WRTIQ in interleaving mode)			

Copyright © 2006–2013, Texas Instruments Incorporated



## **TERMINAL FUNCTIONS (continued)**

TERMINAL		I/O	DESCRIPTION		
NAME NO.		1/0	DESCRIPTION		
WRTB/SELECTIQ 20		I	Input write signal for PORT B (SELECTIQ in interleaving mode)		

## PFB PACKAGE THERMAL CHARACTERISTICS

PARAMETER	
Thermal resistance, junction to ambient	65.3°C/W
Thermal resistance, junction to case	16.4°C/W




Figure 1. DAC5652MPFB Operating Life Derating Chart



## **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

		UNIT		
O	AVDD <sup>(2)</sup>	-0.5 V to 4 V		
Supply voltage range	DVDD <sup>(3)</sup>	-0.5 V to 4 V		
Voltage between AGND and DGND		-0.5 V to 0.5 V		
Voltage between AVDD and DVDD	<u> </u>			
	DA[9:0] and DB[9:0] <sup>(3)</sup>	-0.5 V to DVDD + 0.5 V		
	MODE, CLKA, CLKB, WRTA, WRTB(3)	-0.5 V to DVDD + 0.5 V		
Supply voltage range	IOUTA1, IOUTA2, IOUTB1, IOUTB2 <sup>(2)</sup>	-1 V to AVDD + 0.5 V		
	EXTIO, BIASJ_A, BIASJ_B, SLEEP (2)	-0.5 V to AVDD + 0.5 V		
Peak input current (any input)		20 mA		
Peak total input current (all inputs)		-30 mA		
Operating free-air temperature range <sup>(4)</sup>	−55°C to 125°C			
Storage temperature range		−65°C to 150°C		
Lead temperature	1,6 mm (1/16 in) from the case for 10 s	260°C		

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Product Folder Links: DAC5652-EP

Measured with respect to AGND Measured with respect to DGND

Airflow or heatsinking required for sustained operation above 85°C. Airflow or heatsinking reduces  $\theta_{JA}$  and is highly recommended.



over operating free-air temperature range, AVDD = DVDD = 3.3 V, I<sub>OUTFS</sub> = 20 mA, independent gain set mode (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC Spec	cifications					
	Resolution		10			Bits
DC Acci	uracy <sup>(1)</sup>		<u>.</u>			
INL	Integral nonlinearity	1 LSB = $I_{OUTFS}/2^{10}$ , $T_{MIN}$ to $T_{MAX}$	-1	±0.25	1	LSB
DNL	Differential nonlinearity	1 LSB = $I_{OUTFS}/2^{10}$ , $T_{MIN}$ to $T_{MAX}$	-0.5	±0.16	0.5	LSB
Analog	Output		<u>.</u>			
	Offset error	Mid-scale value (internal reference)		±0.05		%FSR
	Offset mismatch	Mid-scale value (internal reference)		±0.03		%FSR
	Gain error	With internal reference		±0.75		%FSR
	Minimum full-scale output current <sup>(2)</sup>			2		mA
	Maximum full-scale output current (2)			20		mA
	Gain mismatch	With internal reference	-2	0.2	2	%FSR
	Output voltage compliance range (3)		-0.8		1.25	V
Ro	Output resistance			300		kΩ
Co	Output capacitance			5		pF
Referen	ce Output					
	Reference voltage		1.14	1.2	1.26	V
	Reference output current <sup>(4)</sup>			100		nA
Referen	ce Input					
V <sub>EXTIO</sub>	Input voltage		0.1		1.25	V
R <sub>I</sub>	Input resistance			1		ΜΩ
	Small signal bandwidth			300		kHz
C <sub>I</sub>	Input capacitance			100		pF
Tempera	ature Coefficients		<u>.</u>			
	Offset drift			2		ppm of FSR/°C
	Coin duit	With external reference		±20		nnm of FCD/9C
	Gain drift	With internal reference		±40		ppm of FSR/°C
	Reference voltage drift			±20		ppm/°C

Measured differentially through 50  $\Omega$  to AGND.

Use an external buffer amplifier with high-impedance input to drive any external load.

Nominal full-scale current, I<sub>OUTFS</sub>, equals 32x the I<sub>BIAS</sub> current.

The lower limit of the output compliance is determined by the CMOS process. Exceeding this limit may result in transistor breakdown, resulting in reduced reliability of the DAC5652 device. The upper limit of the output compliance is determined by the load resistors and full-scale output current. Exceeding the upper limit adversely affects distortion performance and integral nonlinearity.



over operating free-air temperature range, AVDD = DVDD = 3.3 V,  $I_{OUTFS}$  = 20 mA,  $f_{DATA}$  = 200 MSPS,  $f_{OUT}$  = 1 MHz, independent gain set mode (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Power Su	ıpply						
AVDD	Analog supply voltage		3	3.3	3.6	V	
DVDD	Digital supply voltage		3	3.3	3.6	V	
		Including output current through load resistor		75	90		
$I_{AVDD}$	Supply current, analog	Sleep mode with clock		2.5		mA	
		Sleep mode without clock		2.5			
				12	20		
$I_{DVDD}$	Supply current, digital	Sleep mode with clock		11.3	18	mA	
		Sleep mode without clock		0.6			
				290	360		
	Device discipation	Sleep mode with clock		45.5		Ī	
	Power dissipation	Sleep mode without clock		9.2	mW		
		f <sub>DATA</sub> = 200 MSPS, f <sub>OUT</sub> = 20 MHz		310			
APSRR	Analog power-supply rejection ratio		-0.2	-0.01	0.2	%FSR/V	
DPSRR	Digital power-supply rejection ratio		-0.2	0	0.2	%FSR/V	
T <sub>A</sub>	Operating free-air temperature		-55		125	°C	



AC specifications over operating free-air temperature range, AVDD = DVDD = 3.3 V,  $I_{OUTFS}$  = 20 mA, independent gain set mode, differential 1:1 impedance ratio transformer coupled output, 50  $\Omega$  doubly terminated load (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
Analog	Output			-				
clk	Maximum output update rate		200	275 <sup>(1)</sup>		MSPS		
t <sub>s</sub>	Output settling time to 0.1% (DAC)	Mid-scale transition		20		ns		
r	Output rise time 10% to 90% (OUT)			1.4		ns		
f	Output fall time 90% to 10% (OUT)			1.5		ns		
	Outrut saisa	I <sub>OUTFS</sub> = 20 mA		55		~ A /./L I=		
	Output noise	I <sub>OUTFS</sub> = 2 mA		30		pA/√Hz		
AC Line	earity							
		1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 50 MSPS, f <sub>OUT</sub> = 1 MHz, I <sub>OUTFS</sub> = 0 dB		79				
		1st Nyquist zone, $T_A = 25^{\circ}\text{C}$ , $f_{DATA} = 50 \text{ MSPS}$ , $f_{OUT} = 1 \text{ MHz}$ , $I_{OUTFS} = -6 \text{ dB}$		78				
		1st Nyquist zone, $T_A = 25$ °C, $f_{DATA} = 50$ MSPS, $f_{OUT} = 1$ MHz, $I_{OUTFS} = -12$ dB		73				
SFDR	Spurious-free dynamic range	1st Nyquist zone, $T_A = 25^{\circ}C$ , $f_{DATA} = 100$ MSPS, $f_{OUT} = 5$ MHz, $I_{OUTFS} = 0$ dB		80		dBc		
oi Dix		1st Nyquist zone, $T_A = 25$ °C, $f_{DATA} = 100$ MSPS, $f_{OUT} = 20$ MHz, $I_{OUTFS} = 0$ dB		76		abo		
		1st Nyquist zone, $T_A = 25$ °C, $f_{DATA} = 200$ MSPS, $f_{OUT} = 20$ MHz, $I_{OUTFS} = 0$ dB	61	70				
		1st Nyquist zone, $T_A = -55^{\circ}C$ to 125°C, $f_{DATA} = 200$ MSPS, $f_{OUT} = 20$ MHz, $I_{OUTFS} = 0$ dB	58	67				
		1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 200 MSPS, f <sub>OUT</sub> = 41 MHz, I <sub>OUTFS</sub> = 0 dB		67				
CNID	Cignal to pains ratio	1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 100 MSPS, f <sub>OUT</sub> = 5 MHz, I <sub>OUTFS</sub> = 0 dB		63		٩D		
SNR	Signal-to-noise ratio	1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 160 MSPS, f <sub>OUT</sub> = 20 MHz, I <sub>OUTFS</sub> = 0 dB		62		dB		
MD3	Third-order two-tone	Each tone at $-6$ dBFS, $T_A = 25$ °C, $f_{DATA} = 200$ MSPS, $f_{OUT} = 45.4$ MHz and $46.4$ MHz		61		dDa		
צטואו	intermodulation	Each tone at –6 dBFS, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 100 MSPS, f <sub>OUT</sub> = 15.1 MHz and 16.1 MHz				dBc		
IMD		Each tone at $-12$ dBFS, $T_A = 25^{\circ}$ C, $f_{DATA} = 100$ MSPS, $f_{OUT} = 15.6$ , $15.8$ , $16.2$ , and $16.4$ MHz		76				
	Four-tone intermodulation	Each tone at $-12$ dBFS, $T_A = 25^{\circ}$ C, $f_{DATA} = 165$ MSPS, $f_{OUT} = 19, 19.1, 19.3, and 19.4$ MHz		55		dBc		
		Each tone at $-12$ dBFS, $T_A = 25^{\circ}$ C, $f_{DATA} = 165$ MSPS, $f_{OUT} = 68.8$ , 69.6, 71.2, and 72 MHz		70				
	Channel isolation	$T_A = 25^{\circ}\text{C}$ , $f_{DATA} = 165 \text{ MSPS}$ , $f_{OUT}$ (CH1) = 20 MHz, $f_{OUT}$ (CH2) = 21 MHz		90		dBc		

<sup>(1)</sup> Specified by design. Not production tested.



Digital specifications over operating free-air temperature range, AVDD = DVDD = 3.3 V,  $I_{OUTFS} = 20 \text{ mA}$  (unless otherwise noted)

(0000 01.	iormos notos,	1			
	PARAMETER	MIN	TYP	MAX	UNIT
Digital Inp	ut				
V <sub>IH</sub>	High-level input voltage	2		3.3	V
V <sub>IL</sub>	Low-level input voltage	0		0.8	V
I <sub>IH</sub>	High-level input current		±50		μΑ
I <sub>IL</sub>	Low-level input current		±10		μΑ
I <sub>IH(GSET)</sub>	High-level input current, GSET pin		7		μΑ
I <sub>IL(GSET)</sub>	Low-level input current, GSET pin		-80		μΑ
I <sub>IH(MODE)</sub>	High-level input current, MODE pin		-30		μΑ
I <sub>IL(MODE)</sub>	Low-level input current, MODE pin		-80		μΑ
Cı	Input capacitance		5		pF

## **SWITCHING CHARACTERISTICS**


Digital specifications over operating free-air temperature range, AVDD = DVDD = 3.3 V,  $I_{OUTFS} = 20 \text{ mA}$  (unless otherwise noted)

(	PARAMETER	MIN TYP	MAX	UNIT
		WIIIN 111F	IVIAA	UNIT
Timing	g – Dual Bus Mode			
t <sub>su</sub>	Input setup time	1		ns
t <sub>h</sub>	Input hold time	1		ns
t <sub>LPH</sub>	Input clock pulse high time	1		ns
t <sub>LAT</sub>	Clock latency (WRTA/B to outputs) <sup>(1)</sup>	4	4	clk
t <sub>PD</sub>	Propagation delay time	1.5		ns
Timing	g – Single Bus Interleaved Mode			
t <sub>su</sub>	Input setup time	0.5		ns
t <sub>h</sub>	Input hold time	0.5		ns
t <sub>LAT</sub>	Clock latency (WRTA/B to outputs) <sup>(1)</sup>	4	4	clk
t <sub>PD</sub>	Propagation delay time	1.5		ns

(1) Specified by design



## TYPICAL CHARACTERISTICS





#### **DIFFERENTIAL NONLINEARITY** vs DNL - Differential Nonlinearity Error - LSB **INPUT CODE** 0.25 0.20 0.15 0.10 0.05 0.00 -0.05-0.10 -0.15-0.20 -0.25 500 0 100 200 300 400 600 700 800 900 1000 **Input Code** G002


Figure 3.





# TYPICAL CHARACTERISTICS (continued) SPURIOUS-FREE DYNAMIC RANGE SPURIOUS-FREE DYNAMIC RANGE
















#### **DIGITAL INPUTS AND TIMING**

## **Digital Inputs**

The data input ports of the DAC5652 accept a standard positive coding with data bits DA9 and DB9 being the most significant bits (MSBs). The converter outputs are specified to support a clock rate up to 200 MSPS. The best performance is typically achieved with a symmetric duty cycle for write and clock; however, the duty cycle may vary as long as the timing specifications are met. Similarly, the setup and hold times may be chosen within their specified limits.

All digital inputs of the DAC5652 are CMOS compatible. Figure 14 and Figure 15 show schematics of the equivalent CMOS digital inputs of the DAC5652. The 10-bit digital data input follows the offset positive binary coding scheme. The DAC5652 is designed to operate with a digital supply (DVDD) of 3 V to 3.6 V.




Figure 14. CMOS/TTL Digital Equivalent Input With Internal Pulldown Resistor






Figure 15. CMOS/TTL Digital Equivalent Input With Internal Pullup Resistor

## Input Interfaces

The DAC5652 features two operating modes selected by the MODE pin (see Table 2).

- For dual-bus input mode, the device essentially consists of two separate DACs. Each DAC has its own separate data input bus, clock input, and data write signal (data latch-in).
- In single-bus interleaved mode, the data must be presented interleaved at the A channel input bus. The B channel input bus is not used in this mode. The clock and write input are now shared by both DACs.

#### **Table 2. Operating Modes**

MODE PIN	MODE pin connected to DGND	MODE pin connected to DVDD
<b>BUS INPUT</b>	Single-bus interleaved mode, clock and write input equal for both DACs	Dual bus mode, DACs operate independently

## **Dual Bus Data Interface and Timing**

In dual bus mode, the MODE pin is connected to DVDD. The two converter channels within the DAC5652 consist of two independent, 10-bit, parallel data ports. Each DAC channel is controlled by its own set of write (WRTA, WRTB) and clock (CLKA, CLKB) lines. The WRTA/B lines control the channel input latches and the CLKA/B lines control the DAC latches. The data is first loaded into the input latch by a rising edge of the WRTA/B line.

The internal data transfer requires a correct sequence of write and clock inputs, since essentially two clock domains having equal periods (but possibly different phases) are input to the DAC5652. This is defined by a minimum requirement of the time between the rising edge of the clock and the rising edge of the write inputs. This essentially implies that the rising edge of CLKA/B must occur at the same time or before the rising edge of the WRTA/B signal. A minimum delay of 2 ns must be maintained if the rising edge of the clock occurs after the rising edge of the write. Note that these conditions are satisfied when the clock and write inputs are connected externally. Note that all specifications were measured with the WRTA/B and CLKA/B lines connected together.



## **DIGITAL INPUTS AND TIMING (continued)**




Figure 16. Dual-Bus-Mode Operation

## Single Bus Interleaved Data Interface and Timing

In single bus interleaved mode, the MODE pin is connected to DGND. Figure 17 shows the timing diagram. In interleaved mode, the A and B channels share the write input (WRTIQ) and update clock (CLKIQ and internal CLKDACIQ). Multiplexing logic directs the input word at the A channel input bus to either the A channel input latch (SELECTIQ is high) or to the B channel input latch (SELECTIQ is low). When SELECTIQ is high, the data value in the B channel latch is retained by presenting the latch output data to its input again. When SELECTIQ is low, the data value in the A channel latch is retained by presenting the latch output data to its input.

In interleaved mode, the A channel input data rate is twice the update rate of the DAC core. As in dual-bus mode, it is important to maintain a correct sequence of write and clock inputs. The edge triggered flip-flops latch the A channel and B channel input words on the rising edge of the write input (WRTIQ). This data is presented to the A and B DAC latches on the following falling edge of the write inputs. The DAC5652 clock input is divided by a factor of two before it is presented to the DAC latches.

Correct pairing of the A channel and B channel data is done by RESETIQ. In interleaved mode, the clock input CLKIQ is divided by two, which would translate to a nondeterministic relation between the rising edges of the CLKIQ and CLKDACIQ. RESETIQ ensures, however, that the correct position of the rising edge of CLKDACIQ, with respect to the data at the input of the DAC latch, is determined. CLKDACIQ is disabled (low) when RESETIQ is high.



# **DIGITAL INPUTS AND TIMING (continued)**




Figure 17. Single-Bus Interleaved-Mode Operation



#### APPLICATION INFORMATION

## **Theory of Operation**

The architecture of the DAC5652 uses a current steering technique to enable fast switching and high update rate. The core element within the monolithic DAC is an array of segmented current sources that are designed to deliver a full-scale output current of up to 20 mA. An internal decoder addresses the differential current switches each time the DAC is updated and a corresponding output current is formed by steering all currents to either output summing node,  $I_{OUT1}$  or  $I_{OUT2}$ . The complementary outputs deliver a differential output signal, which improves the dynamic performance through reduction of even-order harmonics, common-mode signals (noise), and double the peak-to-peak output signal swing by a factor of two, as compared to single-ended operation.

The segmented architecture results in a significant reduction of the glitch energy and improves the dynamic performance (SFDR) and DNL. The current outputs maintain a very high output impedance of greater than  $300 \text{ k}\Omega$ .

When pin 42 (GSET) is high (simultaneous gain set mode), the full-scale output current for both DACs is determined by the ratio of the internal reference voltage (1.2 V) and an external resistor ( $R_{SET}$ ) connected to BIASJ\_A. When GSET is low (independent gain set mode), the full-scale output current for each DAC is determined by the ratio of the internal reference voltage (1.2 V) and separate external resistors ( $R_{SET}$ ) connected to BIASJ\_A and BIASJ\_B. The resulting  $I_{REF}$  is internally multiplied by a factor of 32 to produce an effective DAC output current that can range from 2 mA to 20 mA, depending on the value of  $R_{SET}$ .

The DAC5652 is split into a digital and an analog portion, each of which is powered through its own supply pin. The digital section includes edge-triggered input latches and the decoder logic, while the analog section comprises both the current source array with its associated switches, and the reference circuitry.

#### **DAC Transfer Function**

Each of the DACs in the DAC5652 has a set of complementary current outputs,  $I_{OUT1}$  and  $I_{OUT2}$ . The full-scale output current,  $I_{OUTFS}$ , is the summation of the two complementary output currents:

$$I_{OUTFS} = I_{OUT1} + I_{OUT2}$$
 (1)

The individual output currents depend on the DAC code and can be expressed as:

$$I_{OUT1} = I_{OUTFS} \times \left(\frac{Code}{1024}\right)$$
 (2)

$$I_{OUT2} = I_{OUTFS} \times \left(\frac{1023 - Code}{1024}\right)$$
(3)

where Code is the decimal representation of the DAC data input word. Additionally,  $I_{OUTFS}$  is a function of the reference current  $I_{RFF}$ , which is determined by the reference voltage and the external setting resistor ( $R_{SFT}$ ).

$$I_{OUTFS} = 32 \times I_{REF} = 32 \times \frac{V_{REF}}{R_{SET}}$$
(4)

In most cases, the complementary outputs drive resistive loads or a terminated transformer. A signal voltage develops at each output according to:

$$V_{OUT1} = I_{OUT1} \times R_{LOAD}$$
 (5)

$$V_{OUT2} = I_{OUT2} \times R_{LOAD}$$
 (6)

The value of the load resistance is limited by the output compliance specification of the DAC5652. To maintain specified linearity performance, the voltage for  $I_{OUT1}$  and  $I_{OUT2}$  must not exceed the maximum allowable compliance range.



The total differential output voltage is:

$$V_{OUTDIFF} = V_{OUT1} - V_{OUT2}$$
 (7)

$$V_{OUTDIFF} = \frac{(2 \times Code - 1023)}{1024} \times I_{OUTFS} \times R_{LOAD}$$
 (8)

## **Analog Outputs**

The DAC5652 provides two complementary current outputs,  $I_{OUT1}$  and  $I_{OUT2}$ . The simplified circuit of the analog output stage representing the differential topology is shown in Figure 18. The output impedance of  $I_{OUT1}$  and  $I_{OUT2}$  results from the parallel combination of the differential switches, along with the current sources and associated parasitic capacitances.




Figure 18. Analog Outputs

The signal voltage swing that may develop at the two outputs,  $I_{OUT1}$  and  $I_{OUT2}$ , is limited by a negative and positive compliance. The negative limit of -1 V is given by the breakdown voltage of the CMOS process and exceeding it compromises the reliability of the DAC5652 (or even causes permanent damage). With the full-scale output set to 20 mA, the positive compliance equals 1.2 V. Note that the compliance range decreases to about 1 V for a selected output current of  $I_{OUTFS} = 2$  mA. Care must be taken that the configuration of DAC5652 does not exceed the compliance range to avoid degradation of the distortion performance and integral linearity.

Best distortion performance is typically achieved with the maximum full-scale output signal limited to approximately 0.5  $V_{PP}$ . This is the case for a 50  $\Omega$  doubly terminated load and a 20 mA full-scale output current. A variety of loads can be adapted to the output of the DAC5652 by selecting a suitable transformer while maintaining optimum voltage levels at  $I_{OUT1}$  and  $I_{OUT2}$ . Furthermore, using the differential output configuration in combination with a transformer is instrumental for achieving excellent distortion performance. Common-mode errors, such as even-order harmonics or noise, can be substantially reduced. This is particularly the case with high output frequencies.

For those applications requiring the optimum distortion and noise performance, it is recommended to select a full-scale output of 20 mA. A lower full-scale range of 2 mA may be considered for applications that require low power consumption, but can tolerate a slight reduction in performance level.

## **Output Configurations**

The current outputs of the DAC5652 allow for a variety of configurations. As mentioned previously, utilizing the converter's differential outputs yield the best dynamic performance. Such a differential output circuit may consist of an RF transformer or a differential amplifier configuration. The transformer configuration is ideal for most applications with ac coupling, while operational amplifiers are suitable for a dc coupled configuration.



The single-ended configuration may be considered for applications requiring a unipolar output voltage. Connecting a resistor from either one of the outputs to ground converts the output current into a ground-referenced voltage signal. To improve on the dc linearity by maintaining a virtual ground, an I-to-V or operational amplifier configuration may be considered.

#### **Differential With Transformer**

Using an RF transformer provides a convenient way of converting the differential output signal into a singleended signal while achieving excellent dynamic performance. The appropriate transformer must be carefully selected based on the output frequency spectrum and impedance requirements.

The differential transformer configuration has the benefit of significantly reducing common-mode signals, thus improving the dynamic performance over a wide range of frequencies. Furthermore, by selecting a suitable impedance ratio (winding ratio), the transformer can provide optimum impedance matching while controlling the compliance voltage for the converter outputs.

Figure 19 and Figure 20 show 50  $\Omega$  doubly-terminated transformer configurations with 1:1 and 4:1 impedance ratios, respectively. Note that the center tap of the primary input of the transformer has to be grounded to enable a dc-current flow. Applying a 20 mA full-scale output current leads to a 0.5  $V_{PP}$  output for a 1:1 transformer and a 1  $V_{PP}$  output for a 4:1 transformer. In general, the 1:1 transformer configuration has slightly better output distortion, but the 4:1 transformer has 6 dB higher output power.




Figure 19. Driving a Doubly Terminated 50 Ω Cable Using a 1:1 Impedance Ratio Transformer




Figure 20. Driving a Doubly Terminated 50 Ω Cable Using a 4:1 Impedance Ratio Transformer



## **Single-Ended Configuration**

Figure 21 shows the single-ended output configuration, where the output current  $I_{OUT1}$  flows into an equivalent load resistance of 25  $\Omega$ . Node  $I_{OUT2}$  must be connected to AGND or terminated with a resistor of 25  $\Omega$  to AGND. The nominal resistor load of 25  $\Omega$  gives a differential output swing of 1  $V_{PP}$  when applying a 20 mA full-scale output current.




Figure 21. Driving a Doubly Terminated 50  $\Omega$  Cable Using a Single Ended Output



#### **Reference Operation**

#### **Internal Reference**

The DAC5652 has an on-chip reference circuit which comprises a 1.2 V bandgap reference and two control amplifiers, one for each DAC. The full-scale output current,  $I_{OUTFS}$ , of the DAC5652 is determined by the reference voltage,  $V_{REF}$ , and the value of resistor  $R_{SET}$ .  $I_{OUTFS}$  can be calculated by:

$$I_{OUTFS} = 32 \times I_{REF} = 32 \times \frac{V_{REF}}{R_{SET}}$$
 (9)

The reference control amplifier operates as a V-to-I converter producing a reference current,  $I_{REF}$ , which is determined by the ratio of  $V_{REF}$  and  $R_{SET}$  (see Equation 9). The full-scale output current,  $I_{OUTFS}$ , results from multiplying  $I_{REF}$  by a fixed factor of 32.

Using the internal reference, a  $2~k\Omega$  resistor value results in a full-scale output of approximately 20 mA. Resistors with a tolerance of 1% or better should be considered. Selecting higher values, the output current can be adjusted from 20 mA down to 2 mA. Operating the DAC5652 at lower than 20 mA output currents may be desirable for reasons of reducing the total power consumption, improving the distortion performance, or observing the output compliance voltage limitations for a given load condition.

It is recommended to bypass the EXTIO pin with a ceramic chip capacitor of 0.1 µF or more. The control amplifier is internally compensated and its small signal bandwidth is approximately 300 kHz.

#### **External Reference**

The internal reference can be disabled by simply applying an external reference voltage into the EXTIO pin that, in this case, functions as an input. The use of an external reference may be considered for applications that require higher accuracy and drift performance or to add the ability of dynamic gain control.

While a 0.1  $\mu$ F capacitor is recommended to be used with the internal reference, it is optional for the external reference operation. The reference input, EXTIO, has a high input impedance (1 M $\Omega$ ) and can easily be driven by various sources. Note that the voltage range of the external reference must stay within the compliance range of the reference input.

#### **Gain Setting Option**

The full-scale output current on the DAC5652 can be set two ways — either for each of the two DAC channels independently or for both channels simultaneously. For the independent gain set mode, the GSET pin (pin 42) must be low (that is, connected to AGND). In this mode, two external resistors are required — one R<sub>SET</sub> connected to the BIASJ\_A pin (pin 44) and the other to the BIASJ\_B pin (pin 41). In this configuration, the user has the flexibility to set and adjust the full-scale output current for each DAC independently, allowing for the compensation of possible gain mismatches elsewhere within the transmit signal path.

Alternatively, bringing the GSET pin high (that is, connected to AVDD), the DAC5652 switches into the simultaneous gain set mode. Now the full-scale output current of both DAC channels is determined by only one external  $R_{\text{SET}}$  resistor connected to the BIASJ\_A pin. The resistor at the BIASJ\_B pin may be removed; however, this is not required since this pin is not functional in this mode and the resistor has no effect on the gain equation.

## **Sleep Mode**

The DAC5652 features a power-down function that can reduce the total supply current to approximately 3.1 mA over the specified supply range if no clock is present. Applying a logic high to the SLEEP pin initiates the power-down mode, while a logic low enables normal operation. When left unconnected, an internal active pulldown circuit enables the normal operation of the converter.

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
DAC5652MPFBEP	Active	Production	TQFP (PFB)   48	250   JEDEC TRAY (10+1)	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	DAC5652EP
DAC5652MPFBEP.A	Active	Production	TQFP (PFB)   48	250   JEDEC TRAY (10+1)	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	DAC5652EP
DAC5652MPFBREP	Active	Production	TQFP (PFB)   48	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	DAC5652EP
DAC5652MPFBREP.A	Active	Production	TQFP (PFB)   48	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	DAC5652EP
V62/06638-01XE	Active	Production	TQFP (PFB)   48	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	DAC5652EP
V62/06638-02XE	Active	Production	TQFP (PFB)   48	250   JEDEC TRAY (10+1)	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	DAC5652EP

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF DAC5652-EP:

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC5652MPFBREP	TQFP	PFB	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2

www.ti.com 23-May-2025




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DAC5652MPFBREP	TQFP	PFB	48	1000	350.0	350.0	43.0	



www.ti.com 23-May-2025

## **TRAY**




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
DAC5652MPFBEP	PFB	TQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
DAC5652MPFBEP.A	PFB	TQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
V62/06638-02XE	PFB	TQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25



PLASTIC QUAD FLATPACK




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC registration MS-026.



PLASTIC QUAD FLATPACK




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK



NOTES: (continued)



<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>7.</sup> Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025