DS78LS120QML, DS78LS120

www.ti.com

SNLS370C - SEPTEMBER 1999-REVISED APRIL 2013

DS78LS120/DS78LS120QML Dual Differential Line Receiver (Noise Filtering and Fail-Safe)

Check for Samples: DS78LS120QML, DS78LS120

FEATURES

- Meets EIA Standards RS232-C, RS422 and RS423, Federal Standards 1020, 1030 and MIL-188-114
- Input Voltage Range of ±15V (Differential or Common-mode)
- Separate Strobe Input for Each Receiver
- 5k Typical Input Impedance
- Optional 180Ω Termination Resistor
- 50mV Input Hysteresis
- 200mV Input Threshold
- Separate Fail-safe Mode

DESCRIPTION

The DS78LS120QML is a high performance, dual differential, TTL compatible line receiver for both balanced and unbalanced digital data transmission. The inputs are compatible with EIA, Federal and MIL standards.

The line receiver will discriminate a ±200 mV input signal over a common-mode range of ±10V and a ±300 mV signal over a range of ±15V.

Circuit features include hysteresis and response control for applications where controlled rise and fall times and/or high frequency noise rejection are desirable. Threshold offset control is provided for failsafe detection, should the input be open or short. Each receiver includes an optional 180Ω terminating resistor and the output gate contains a logic strobe for time discrimination. The DS78LS120QML is specified over a -55°C to $+125^{\circ}\text{C}$ temperature range.

Input specifications meet or exceed those of the popular DS7820 line receiver.

Connection Diagram




Figure 1. CDIP / CLGA
See RETS Data Sheet
See Package Number NFE0016A or NAD0016A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



SNLS370C - SEPTEMBER 1999-REVISED APRIL 2013

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

Supply Voltage	7V
Input Voltage	±25V
Strobe Voltage	7V
Output Sink Current	50 mA
Storage Temperature Range	−65°C to +150°C
Maximum Power Dissipation at 25°C ⁽³⁾	1433 mV
Lead Temperature (Soldering, 4 sec)	260°C

- (1) "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be ensured. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
- (2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- 3) Derate CDIP package 9.6 mW/°C above 25°C.

Operating Conditions

. 5	Min	Max	Units
Supply Voltage (V _{CC})	4.5	5.5	V
Temperature (T _A)	- 55	+125	°C
Common-Mode Voltage (V _{CM})	-15	+15	V

Electrical Characteristics (1)(2)

Symbol	Symbol Parameter Conditions			Min	Тур	Max	Units
V_{TH}	Differential Threshold Voltage		$-7V \le V_{CM} \le 7V$		0.06	0.2	٧
	Differential Threshold Voltage	$I_{OUT} = -400 \ \mu A, \ V_{OUT} \ge 2.5 V$	-15 ≤ V _{CM} ≤15V		0.06	0.3	V
V_{TL}	Differential Threshold Voltage	1 - 4 m \ \/ < 0.5\/	$-7V \le V_{CM} \le 7V$		-0.08	-0.2	V
	Differential Threshold Voltage	$I_{OUT} = 4 \text{ mA}, V_{OUT} \le 0.5 \text{V}$	$-15V \le V_{CM} \le 15V$		-0.08	-0.3	V
V_{TH}	Differential Threshold Voltage	$I_{OUT} = -400 \mu A, V_{OUT} \ge 2.5 V$	$-7V \le V_{CM} \le 7V$		0.47	0.7	V
V_{TL}	with Fail-Safe Offset = 5V	$I_{OUT} = 4 \text{ mA}, V_{OUT} \le 0.5 \text{V}$	$-7V \le V_{CM} \le 7V$	-0.2	-0.42		V
R _{IN}	Input Resistance	$-15V \le V_{CM} \le 15V$, $0V \le V_{CC} \le 7V$	·	4	5		kΩ
R_{T}	Line Termination Resistance	T _A = 25°C		100	180	300	Ω
R _O	Offset Control Resistance	T _A = 25°C		42	56	70	kΩ
I _{IND}		V _{CM} = 10V			2	3.1	mA
	Data Input Current (Unterminated)	$V_{CM} = 0V$	$0V \le V_{CC} \le 7V$		0	-0.5	mA
		V _{CM} = −10V			-2	-3.1	mA
V_{THB}		$I_{OUT} = -400 \ \mu A, \ V_{OUT} \ge 2.5 V,$	7\/<\/		0.1	0.4	V
	Input Balance ⁽³⁾	$R_S = 500\Omega$	-7V ≤ V _{CM} 7V		0.1	0.4	V
	input balance (**)	$I_{OUT} = 4 \text{ mA}, V_{OUT} \le 0.5 \text{V},$	-7V ≤ V _{CM} ≤ 7V		-0.1	-0.4	V
		$R_S = 500\Omega$	-/ v = v _{CM} = / v		-0.1	-0.4	V
V_{OH}	Logical "1" Output Voltage	$I_{OUT} = -400 \mu A, V_{DIFF} = 1V, V_{CC} = 4$	5V	2.5	3		V
V _{OL}	Logical "0" Output Voltage	$I_{OUT} = 4$ mA, $V_{DIFF} = -1V$, $V_{CC} = 4.5$	V		0.35	0.5	V
I _{CC}	Power Supply Current	V _{CC} = 5.5V	V _{CM} = 15V		10	16	mA
	Power Supply Current	$V_{DIFF} = -0.5V$, (Both Receivers)	V _{CM} = −15V		10	16	mA

⁽¹⁾ Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DS78LS120QML. All typical values are for $T_A = 25^{\circ}$ C, $V_{CC} = 5V$ and $V_{CM} = 0V$.

(3) Refer to EIA-RS422 for exact conditions.

Submit Documentation Feedback

Copyright © 1999–2013, Texas Instruments Incorporated

⁽²⁾ All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

www.ti.com

SNLS370C - SEPTEMBER 1999-REVISED APRIL 2013

Electrical Characteristics(1)(2) (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I _{IN (1)}	Logical "1" Strobe Input Current	$V_{STROBE} = 5.5V$, $V_{DIFF} = 3V$		1	100	μΑ
I _{IN (0)}	Logical "0" Strobe Input Current	V _{STROBE} = 0V, V _{DIFF} = -3V		-290	-400	μΑ
V _{IH}	Logical "1" Strobe Input Voltage	$V_{OL} \le 0.5$, $I_{OUT} = 4mA$	2.0	1.12		V
V _{IL}	Logical "0" Strobe Input Voltage	V _{OH} ≥ 2.5V, I _{OUT} , = −400 μA		1.12	0.8	V
Ios	Output Short-Circuit Current	$V_{OUT} = 0V, V_{CC} = 5.5V, V_{STROBE} = 0V^{(4)}$	-30	-100	-170	mA


⁽⁴⁾ Only one output at a time should be shorted.

Switching Characteristics

 $V_{CC} = 5V$, $T_A = 25$ °C


Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{pd0(D)}	Differential Input to "0" Output			38	60	ns
t _{pd1(D)}	Differential Input to "1" Output	Beenenge Bin Onen C. 45 nF B. 240		38	60	ns
t _{pd0(S)}	Strobe Input to "0" Output	Response Pin Open, $C_L = 15 \text{ pF}$, $R_L = 2 \text{ k}\Omega$		16	25	ns
t _{pd1(S)}	Strobe Input to "1" Output			12	25	ns

AC Test Circuit and Switching Time Waveforms



Includes probe and test fixture capacitance

Figure 2. Differential and Strobe Input Signal



Note: Optimum switching response is obtained by minimizing stray capacitance on Response Control pin (no external connection).

Copyright © 1999–2013, Texas Instruments Incorporated



APPLICATION HINTS




Figure 3. Balanced Data Transmission




Figure 4. Unbalanced Data Transmission




Figure 5. Logic Level Translator

The DS78LS120QML may be used as a level translator to interface between ±12V MOS, ECL, TTL and CMOS. To configure, bias either input to a voltage equal to ½ the voltage of the input signal, and the other input to the driving gate.

www.ti.com

SNLS370C - SEPTEMBER 1999-REVISED APRIL 2013

LINE DRIVERS

Line drivers which will interface with the DS78LS120QML are listed below.

Balanced Drivers

DS26LS31: Quad RS-422 Line Driver, Dual CMOS

DS7830, DS8830: Dual TTL

DS7831, DS8831: Dual TRI-STATE TTL DS7832, DS8832: Dual TRI-STATE TTL

DS1691A, DS3691: Quad RS-423/Dual RS-422 TTL

DS1692, DS3692: Quad RS-423/Dual TRI-STATE RS-422 TTL

DS3487: Quad TRI-STATE RS-422

Unbalanced Drivers

DS1488: Quad RS-232 DS75150: Dual RS-232

RESPONSE CONTROL AND HYSTERESIS

In unbalanced (RS-232/RS-423) applications it is recommended that the rise time and fall time of the line driver be controlled to reduce cross-talk. Elimination of switching noise is accomplished in the DS78LS120QML by the 50 mV of hysteresis incorporated in the output gate. This eliminates the oscillations which may appear in a line receiver due to the input signal slowly varying about the threshold level for extended periods of time.

High frequency noise which is superimposed on the input signal which may exceed 50 mV can be reduced in amplitude by filtering the device input. On the DS78LS120QML, a high impedance response control pin in the input amplifier is available to filter the input signal without affecting the termination impedance of the transmission line. Noise pulse width rejection vs the value of the response control capacitor is shown in Figure 6 and Figure 7. This combination of filters followed by hysteresis will optimize performance in a worse case noise environment.





Figure 6. Noise Pulse Width vs Response Control Capacitor

Product Folder Links: DS78LS120QML DS78LS120





TRANSMISSION LINE TERMINATION

On a transmission line which is electrically long, it is advisable to terminate the line in its characteristic impedance to prevent signal reflection and its associated noise/cross-talk. A 180Ω termination resistor is provided in the DS78LS120QML line receiver. To use the termination resistor, connect pins 2 and 3 together and pins 13 and 14 together. The 180Ω resistor provides a good compromise between line reflections, power dissipation in the driver, and IR drop in the transmission line. If power dissipation and IR drop are still a concern, a capacitor may be connected in series with the resistor to minimize power loss.

The value of the capacitor is recommended to be the line length (time) divided by 3 times the resistor value. Example: if the transmission line is 1,000 feet long, (approximately 1000 ns), and the termination resistor value is 180Ω , the capacitor value should be 1852 pF. For additional application details, refer to application notes AN-22 and AN-108.

FAIL-SAFE OPERATION

Communication systems require elements of a system to detect the presence of signals in the transmission lines, and it is desirable to have the system shut-down in a fail-safe mode if the transmission line is open or shorted. To facilitate the detection of input opens or shorts, the DS78LS120QML incorporates an input threshold voltage offset. This feature will force the line receiver to a specific logic state if presence of either fault is a condition.

Given that the receiver input threshold is ± 200 mV, an input signal greater than ± 200 mV insures the receiver will be in a specific logic state. When the offset control input (pins 1 and 15) is connected to $V_{CC} = 5V$, the input thresholds are offset from 200 mV to 700 mV, referred to the non-inverting input, or -200 mV to -700 mV, referred to the inverting input. Therefore, if the input is open or shorted, the input will be greater than the input threshold and the receiver will remain in a specified logic state.

The input circuit of the receiver consists of a 5k resistor terminated to ground through 120Ω on both inputs. This network acts as an attenuator, and permits operation with common-mode input voltages greater than ± 15 V. The offset control input is actually another input to the attenuator, but its resistor value is 56k. The offset control input is connected to the inverting input side of the attenuator, and the input voltage to the amplifier is the sum of the inverting input plus 0.09 times the voltage on the offset control input. When the offset control input is connected to 5V the input amplifier will see $V_{IN(INVERTING)}$ +0.45V or $V_{IN(INVERTING)}$ +0.9V when the control input is connected to 10V. The offset control input will not significantly affect the differential performance of the receiver over its common-mode operating range, and will not change the input impedance balance of the receiver.

It is recommended that the receiver be terminated (500Ω or less) to insure it will detect an open circuit in the presence of noise.

The offset control can be used to insure fail-safe operation for unbalanced interface (RS-423) or for balanced interface (RS-422) operation.

SNLS370C - SEPTEMBER 1999-REVISED APRIL 2013

For unbalanced operation, the receiver would be in an indeterminate logic state if the offset control input was open. Connecting the fail-safe offset pin to 5V, offsets the receiver threshold to 0.45V. The output is forced to a logic zero state if the input is open or shorted.

Figure 8. Unbalanced RS-423 and RS-232 Fail-Safe





Figure 9. Balanced RS-422 Fail-Safe



Copyright © 1999–2013, Texas Instruments Incorporated

SNLS370C - SEPTEMBER 1999-REVISED APRIL 2013

www.ti.com

For balanced operation with inputs open or shorted, receiver C will be in an indeterminate logic state. Receivers A and B will be in a logic zero state allowing the NOR gate to detect the open or short condition. The strobe will disable receivers A and B and may therefore be used to sample the fail-safe detector. Another method of fail-safe detection consists of filtering the output of NOR gate D so it would not indicate a fault condition when receiver inputs pass through the threshold region, generating an output transient.

In a communications system, only the control signals are required to detect input fault conditions. Advantages of a balanced data transmission system over an unbalanced transmission system are:


- 1. High noise immunity
- 2. High data ratio
- 3. Long line lengths

Truth Table

(For Balanced Fail-Safe)

Input	Strobe	A-Out	B-Out	C-Out	D-Out
0	1	0	1	0	0
1	1	1	0	1	0
X	1	0	0	Χ	1
0	0	1	1	0	0
1	0	1	1	0	0
Х	0	1	1	0	0

Schematic Diagram



Submit Documentation Feedback

Copyright © 1999–2013, Texas Instruments Incorporated

DS78LS120QML, DS78LS120



www.ti.com

SNLS370C - SEPTEMBER 1999-REVISED APRIL 2013

REVISION HISTORY

Changes from Revision B (April 2013) to Revision C					
•	Changed layout of National Data Sheet to TI format	8			

Copyright © 1999–2013, Texas Instruments Incorporated

www.ti.com 30-Sep-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DS78LS120J/883	ACTIVE	CDIP	NFE	16	25	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	DS78LS120J/883 Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 9-Aug-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
DS78LS120J/883	NFE	CDIP	16	25	506.98	15.24	13440	NA



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated