

ESD752 24V, 2-Channel ESD Protection Diode in Multiple Industry Standard Packages for In-Vehicle Networks

1 Features

- IEC 61000-4-2 level 4 ESD protection:
 - $\pm 30\text{kV}$ contact discharge
 - $\pm 30\text{kV}$ air-gap discharge
- Tested in compliance to IEC 61000-4-5
- 24V working voltage
- Bidirectional ESD protection
- 2-channel device provides complete ESD protection with single component
- Low clamping voltage protects downstream components
- I/O capacitance = 3pF (typical)
- SOT-23 (DBZ), SOT-SC70 (DCK), and DFN1110 (DXA) common packages available

2 Applications

- **Industrial control networks:**
 - Smart distribution system (SDS)
 - DeviceNet IEC 62026-3
 - CANopen – CiA 301/302-2 and EN 50325-4
 - 4/20mA circuits
 - PLC surge protection
 - ADC surge protection

3 Description


ESD752 is a bidirectional ESD protection diode for Controller Area Network (CAN) interface protection. ESD752 is rated to dissipate contact ESD strikes specified in the IEC 61000-4-2 standard. The low dynamic resistance and low clamping voltage enables system level protection against transient events. This protection is key as industrial systems require a high level of robustness and reliability for safety applications.

This device features a low IO capacitance per channel and a pin-out to suit two CAN bus lines (CANH and CANL) from the damage caused by ElectroStatic Discharge (ESD) and other transients. Additionally, the 3pF (typical) line capacitance of ESD752 is suitable for CAN, CANFD, CAN SiC, and CAN-XL applications that can support data rates up to 20Mbps.


Package Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
ESD752	DBZ (SOT-23, 3)	2.92mm × 1.30mm
	DCK (SOT SC-70, 3)	2.00mm × 1.25mm
	DXA (DFN1110, 3)	1.1mm × 1.0mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



ESD752 Typical Application



Functional Block Diagram



Table of Contents

1 Features	1	7 Layout	10
2 Applications	1	7.1 Layout Guidelines.....	10
3 Description	1	7.2 Layout Example.....	10
4 Pin Configuration and Functions	3	8 Device and Documentation Support	11
5 Specifications	4	8.1 Documentation Support.....	11
5.1 Absolute Maximum Ratings.....	4	8.2 Receiving Notification of Documentation Updates....	11
5.2 ESD Ratings—IEC Specification.....	4	8.3 Support Resources.....	11
5.3 Recommended Operating Conditions.....	4	8.4 Trademarks.....	11
5.4 Thermal Information.....	4	8.5 Electrostatic Discharge Caution.....	11
5.5 Electrical Characteristics.....	5	8.6 Glossary.....	11
5.6 Typical Characteristics.....	6	9 Revision History	11
6 Application and Implementation	9	10 Mechanical, Packaging, and Orderable	
6.1 Application Information.....	9	Information	12
6.2 Typical Application.....	9		

4 Pin Configuration and Functions




Figure 4-1. DXA Package, 3-Pin DFN1110 (Bottom View)




Figure 4-2. DBZ & DCK Package, 3-Pin SOT-23 & SOT SC70 (Top View)

Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
IO	1, 2	I/O	ESD protected IO
GND	3	G	Connect to ground.

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

PARAMETER		PACKAG E	MIN	MAX	UNIT
P _{pp}	IEC 61000-4-5 Power ($t_p = 8/20 \mu s$) at 25°C	All Packages		210	W
I _{pp}	IEC 61000-4-5 current ($t_p = 8/20 \mu s$) at 25°C	SOT-23 & SC-70		5.7	A
		DFN1110-3		4.7	A
T _A	Operating free-air temperature		-55	150	°C
T _J	Junction temperature		-55	150	°C
T _{stg}	Storage temperature		-65	155	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings—IEC Specification

over T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITION	VALUE	UNIT
V _(ESD)	Electrostatic discharge	IEC 61000-4-2 Contact Discharge, all pins	±30000	V
V _(ESD)	Electrostatic discharge	IEC 61000-4-2 Air Discharge, all pins	±30000	V

5.3 Recommended Operating Conditions

PARAMETER		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage	-24		24	V
T _A	Operating free-air temperature	-55		150	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ESD752			UNIT
		DBZ (SOT-23)	DCK (SOT-323 / SC-70)	DXA (DFN1110-3)	
		3 PINS	3 PINS	3 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	291.5	283.0	284.2	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	147.1	164.1	147.9	°C/W
R _{θJB}	Junction-to-board thermal resistance	131.1	105.1	127.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	32.0	67.1	12.0	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	130.2	104.4	126.3	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

5.5 Electrical Characteristics

over $T_A = 25^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS	PACKAGE	MIN	TYP	MAX	UNIT
V_{RWM}	Reverse stand-off voltage		All Packages	-24		24	V
V_{BRF}	Forward breakdown voltage ⁽²⁾	$I_{IO} = 10\text{mA}$, IO to GND	All Packages	25.5		35.5	V
V_{BRR}	Reverse breakdown voltage ⁽²⁾	$I_{IO} = -10\text{mA}$, IO to GND	All Packages	-35.5		-25.5	V
V_{CLAMP}	Clamping voltage ⁽³⁾	$I_{PP} = \text{MAX}$, $t_p = 8/20\mu\text{s}$, IO to GND	All Packages		37		V
	Clamping voltage ⁽⁴⁾	$I_{PP} = 16\text{A}$, TLP, IO to GND or GND to IO	SOT-23 & SC-70		35		V
			DFN1110-3		38		V
I_{LEAK}	Leakage current	$V_{IO} = \pm 24\text{V}$, IO to GND	All Packages	-50	5	50	nA
R_{DYN}	Dynamic resistance ⁽⁴⁾	IO to GND and GND to IO	SOT-23 & SC-70		0.35		Ω
			DFN1110-3		0.43		Ω
C_L	Line capacitance ⁽⁵⁾	$V_{IO} = 0\text{V}$, $f = 1\text{MHz}$, $V_{pp} = 30\text{mV}$	All Packages		3	5	pF

(1) Measurements made on each IO channel.

(2) V_{BRF} and V_{BRR} are defined as the voltage when +/- 10mA is applied in the positive or negative direction respectively, before the device latches into the snapback state.

(3) Device stressed with 8/20 μs exponential decay waveform according to IEC 61000-4-5.

(4) Non-repetitive current pulse, Transmission Line Pulse (TLP); square pulse; ANSI / ESD STM5.5.1-2008

(5) Measured from IO to GND on each channel.

5.6 Typical Characteristics




Figure 5-1. +8kV Clamped IEC Waveform (DXA)




Figure 5-2. -8kV Clamped IEC Waveform (DXA)




Figure 5-3. Positive TLP Curve (DXA)




Figure 5-4. Negative TLP Curve (DXA)




Figure 5-5. DC I-V Curve (DXA)




Figure 5-6. Bias Voltage vs Capacitance (DXA)

5.6 Typical Characteristics (continued)




Figure 5-7. Leakage Current vs Temperature (DXA)




Figure 5-8. 8/20µs Surge Response (DXA)




Figure 5-9. +8kV Clamped IEC Waveform (DBZ/DCK)




Figure 5-10. -8kV Clamped IEC Waveform (DBZ/DCK)




Figure 5-11. Positive TLP Curve (DBZ/DCK)




Figure 5-12. Negative TLP Curve (DBZ/DCK)

5.6 Typical Characteristics (continued)




Figure 5-13. Capacitance vs. Bias Voltage (DBZ/DCK)




Figure 5-14. Leakage Current vs. Bias Voltage Across Temperature (DBZ/DCK)




Figure 5-15. 8/20 μ s Surge Response (DBZ/DCK)

6 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

6.1 Application Information

The ESD752 is a dual channel TVS diode which is used to provide a path to ground for dissipating ESD events on differential CAN signal lines. The CAN signal lines are typically routed throughout the automobile to connect between the different ECUs. As the current from an ESD strike passes through the TVS diode, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low R_{DYN} of the triggered TVS diode holds this voltage, V_{CLAMP} , to a safe level for the protected IC.

6.2 Typical Application




Figure 6-1. ESD2CANxx24-Q1 Typical Application

6.2.1 Detailed Design Procedure

The ESD752 has a V_{RWM} of $\pm 24V$ to protect the diode from being damaged during a short to battery event that can occur by reversing the terminal connections during jumpstart. The bidirectional characteristic enables signal integrity across positive and negative signal inputs, as well as accounts for any line faults or miswiring. The low capacitance of 3pF (typical) enables data rates up to 20Mbps, which allows the designer to meet the requirements for CAN, CANFD, CAN SiC, and CAN-XL. The clamping voltage of this device can protect CAN transceivers with an absolute maximum rating of 58V up to the IEC61000-4-2 Level 4 standard. The 60 Ω split termination improves the electromagnetic emissions behavior of the network by filtering higher-frequency common-mode noise that may be present on the differential signal lines.

For additional information, please see the CAN Bus ESD Protection Application Note linked in the Documentation Support section below.

7 Layout

7.1 Layout Guidelines

- The optimum placement of the device is as close to the connector as possible.
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
 - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
 - Electric fields tend to build up on corners, increasing EMI coupling.
- If pin 3 is connected to ground, use a thick and short trace for this return path.

7.2 Layout Example

This example is typical of a dual channel differential data pair application, such as CAN.




Figure 7-1. Routing with DXA Package

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Protecting Automotive Can Bus Systems from ESD Overvoltage Events](#) application note
- Texas Instruments, [ESD Layout Guide](#) user's guide
- Texas Instruments, [ESD Protection Diodes EVM](#) user's guide
- Texas Instruments, [Generic ESD Evaluation Module](#) user's guide
- Texas Instruments, [Reading and Understanding an ESD Protection](#) data sheet

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (December 2025) to Revision A (December 2025)	Page
• Added additional ESD752 package information.....	1

DATE	REVISION	NOTES
December 2025	*	Initial Release

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ESD752DBZR	Active	Production	SOT-23 (DBZ) 3	3000 JUMBO T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	2RP8
ESD752DBZR.B	Active	Production	SOT-23 (DBZ) 3	3000 JUMBO T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	2RP8
ESD752DCKR	Active	Production	SC70 (DCK) 3	3000 JUMBO T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 150	1MP
ESD752DCKR.B	Active	Production	SC70 (DCK) 3	3000 JUMBO T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 150	1MP
ESD752DXAR	Active	Production	USON (DXA) 3	3000 LARGE T&R	-	SN	Level-1-260C-UNLIM	-55 to 150	1WW

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ESD752DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
ESD752DCKR	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
ESD752DXAR	USON	DXA	3	3000	180.0	8.4	1.2	1.3	0.65	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ESD752DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
ESD752DCKR	SC70	DCK	3	3000	180.0	180.0	18.0
ESD752DXAR	USON	DXA	3	3000	210.0	185.0	35.0

DBZ0003A**PACKAGE OUTLINE****SOT-23 - 1.12 mm max height**

SMALL OUTLINE TRANSISTOR



4214838/F 08/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration TO-236, except minimum foot length.
4. Support pin may differ or may not be present.
5. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

EXAMPLE BOARD LAYOUT



DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
SCALE:15X



SOLDER MASK DETAILS

4214838/F 08/2024

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:15X

4214838/F 08/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.



DXA0003A





PACKAGE OUTLINE

USON - 0.55 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SIDE WALL PIN DETAIL
TYPICAL



4231399/A 12/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


DXA0003A

USON - 0.55 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 60X



SOLDER MASK DETAILS

4231399/A 12/2024


NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).

DXA0003A

USON - 0.55 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE: 60X


EXPOSED PAD 3
90% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4231399/A 12/2024

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


DCK0003A



PACKAGE OUTLINE

SOT-SC70 - 1.1 max height

SMALL OUTLINE TRANSISTOR SC70



4220745/F 11/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

EXAMPLE BOARD LAYOUT


DCK0003A

SOT-SC70 - 1.1 max height

SMALL OUTLINE TRANSISTOR SC70



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X



SOLDER MASK DETAILS

4220745/F 11/2024

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DCK0003A

SOT-SC70 - 1.1 max height

SMALL OUTLINE TRANSISTOR SC70



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:18X

4220745/F 11/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025