

# LM2005 107-V, 0.5-A, 0.8-A Half-Bridge Driver with 8-V UVLO and Integrated Bootstrap Diode

## 1 Features

- Drives two N-channel MOSFETs in half-bridge configuration
- Integrated bootstrap diode
- 8-V typical undervoltage lockout on GVDD
- 107-V absolute maximum voltage on BST
- –19.5-V absolute maximum negative transient voltage handling on SH
- 0.5-A/0.8-A peak source/sink currents
- 115-ns typical propagation delay

## 2 Applications

- [Brushless-DC \(BLDC\) motors](#)
- Permanent magnet synchronous motors (PMSM)
- [Cordless vacuum cleaners](#)
- [Cordless garden and power tools](#)
- [E-bikes and e-scooters](#)
- [Battery test equipment](#)
- [Offline uninterruptible power supply \(UPS\)](#)
- General-purpose MOSFET or IGBT driver

## 3 Description


The LM2005 is a compact, high-voltage gate driver designed to drive both the high-side and the low-side N-channel MOSFETs in a synchronous buck or a half-bridge configuration. The integrated bootstrap diode saves board space and reduces system cost by eliminating the need for an external discrete diode.

The –1-V DC and –19.5-V transient negative voltage handling on the SH pin improve the system robustness in high noise applications. The small, thermally-enhanced 8-pin WSON package improves PCB layout by allowing the driver to be placed closer to the motor phases. The LM2005 is also available in an 8-pin SOIC package compatible with industry standard pinouts. Undervoltage lockout (UVLO) is provided on both the low-side and the high-side power rails for protection during power up and power down.

### Device Information

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
LM2005	D (SOIC, 8)	4.90 mm × 3.91 mm
	DSG (WSON, 8)	2.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



**Simplified Application Diagram**



## Table of Contents

<b>1 Features</b> .....	1	7.4 Device Functional Modes.....	12
<b>2 Applications</b> .....	1	<b>8 Application and Implementation</b> .....	12
<b>3 Description</b> .....	1	8.1 Application Information.....	12
<b>4 Revision History</b> .....	2	8.2 Typical Application.....	13
<b>5 Pin Configuration and Functions</b> .....	3	<b>9 Power Supply Recommendations</b> .....	17
<b>6 Specifications</b> .....	4	<b>10 Layout</b> .....	19
6.1 Absolute Maximum Ratings.....	4	10.1 Layout Guidelines.....	19
6.2 ESD Ratings.....	4	10.2 Layout Example.....	19
6.3 Recommended Operating Conditions.....	4	<b>11 Device and Documentation Support</b> .....	20
6.4 Thermal Information.....	4	11.1 Device Support.....	20
6.5 Electrical Characteristics.....	5	11.2 Documentation Support.....	20
6.6 Switching Characteristics.....	5	11.3 Receiving Notification of Documentation Updates..	20
6.7 Timing Diagrams .....	6	11.4 Support Resources.....	20
6.8 Typical Characteristics.....	7	11.5 Trademarks.....	20
<b>7 Detailed Description</b> .....	10	11.6 Electrostatic Discharge Caution.....	20
7.1 Overview.....	10	11.7 Glossary.....	20
7.2 Functional Block Diagram.....	10	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	20
7.3 Feature Description.....	10		

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


### Changes from Revision A (April 2023) to Revision B (September 2023) Page

- Changed from Advance Information to Production Data..... 1


### Changes from Revision \* (February 2023) to Revision A (April 2023) Page

- Changed DSG package from Product Preview to Advance Information..... 1

## 5 Pin Configuration and Functions



**Figure 5-1. D Package, 8-Pin SOIC (Top View)**



**Figure 5-2. DSG Package, 8-Pin WSON (Top View)**

**Table 5-1. Pin Functions**

PIN			DESCRIPTION
NO. <sup>(1)</sup>	NAME	TYPE <sup>(2)</sup>	
1	GVDD	P	Gate driver positive supply rail. Locally decouple to ground using low ESR and ESL capacitor located as close to IC as possible.
2	INH	I	High-side control input. The INH input is compatible with TTL and CMOS input thresholds. Unused INH input must be tied to ground and not left open.
3	INL	I	Low-side control input. The INL input is compatible with TTL and CMOS input thresholds. Unused INL input must be tied to ground and not left open.
4	GND	G	Ground. All signals are referenced to this ground.
5	GL	O	Low-side gate driver output. Connect to the gate of the low-side MOSFET or one end of external gate resistor, when used.
6	SH	P	High-side source connection. Connect to the negative terminal of the bootstrap capacitor and to the source of the high-side MOSFET.
7	GH	O	High-side gate driver output. Connect to the gate of the high-side MOSFET or one end of external gate resistor, when used.
8	BST	P	High-side gate driver positive supply rail. Connect the positive terminal of the bootstrap capacitor to BST and the negative terminal of the bootstrap capacitor to SH. The bootstrap capacitor must be placed as close to IC as possible.

- (1) For 8-pin WSON package, TI recommends that the exposed pad on the bottom of the package be soldered to ground plane on the PCB and the ground plane must extend out from underneath the package to improve heat dissipation.
- (2) G = Ground, I = Input, O = Output, and P = Power

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating junction temperature range and all voltages are with respect to GND (unless otherwise noted).<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>GVDD</sub>	Low-side supply voltage	-0.3	19.5	V
V <sub>BST</sub> to V <sub>SH</sub>	High-side supply voltage	-0.3	19.5	V
V <sub>INL</sub> , V <sub>INH</sub>	Input voltages on INL and INH	-0.3	19.5	V
V <sub>GL</sub>	Output voltage on GL	-0.3	GVDD + 0.3	V
V <sub>GH</sub>	Output voltage on GH	V <sub>SH</sub> - 0.3	V <sub>BST</sub> + 0.3	V
V <sub>SH</sub>	Voltage on SH	DC	-1	95
		Repetitive pulse < 100 ns <sup>(2)</sup>	-19.5	95
V <sub>BST</sub>	Voltage on BST	V <sub>SH</sub>	107	V
T <sub>J</sub>	Junction temperature	-40	125	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- Values are verified by characterization and are not production tested.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±250

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

Over operating junction temperature range and all voltages are with respect to GND (unless otherwise noted).

		MIN	NOM	MAX	UNIT
V <sub>GVDD</sub>	Supply voltage	9	12	18	V
V <sub>INL</sub> , V <sub>INH</sub>	Input voltage range	0	V <sub>GVDD</sub> + 0.3		V
V <sub>BST</sub>	Voltage on BST	V <sub>SH</sub> + 9		105	V
V <sub>SH</sub>	Voltage on SH (DC)	-1	V <sub>BST</sub> - V <sub>GVDD</sub>		V
V <sub>SH</sub>	Voltage on SH (repetitive pulse < 100 ns) <sup>(1)</sup>	-18	V <sub>BST</sub> - V <sub>GVDD</sub>		V
SR <sub>SH</sub>	Voltage slew rate on SH			2	V/ns
T <sub>J</sub>	Operating junction temperature	-40		125	°C

- Values are verified by characterization and are not production tested.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		LM2005	LM2005	UNIT
		D (SOIC)	DSG (WSON)	
		8 PINS	8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	133.2	78.2	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	75.2	97.7	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	76.7	44.6	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	25.5	4.6	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	75.9	44.6	°C/W

## 6.4 Thermal Information (continued)

THERMAL METRIC <sup>(1)</sup>		LM2005	LM2005	UNIT
		D (SOIC)	DSG (WSON)	
		8 PINS	8 PINS	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	9.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 6.5 Electrical Characteristics

V<sub>GVDD</sub> = V<sub>BST</sub> = 12 V, GND = V<sub>SH</sub> = 0 V, No Load on GL or GH, T<sub>J</sub> = 25°C (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY CURRENTS</b>						
I <sub>GVDD</sub>	GVDD quiescent current	V <sub>INL</sub> = V <sub>INH</sub> = 0 V		430		μA
I <sub>DDO</sub>	GVDD operating current	f = 50 kHz, C <sub>LOAD</sub> = 0		0.56		mA
I <sub>BST</sub>	Total BST quiescent current	V <sub>INL</sub> = V <sub>INH</sub> = 0 V, V <sub>DD</sub> = 12 V		150		μA
I <sub>BSTO</sub>	Total BST operating current	f = 50 kHz, C <sub>LOAD</sub> = 0		0.16		mA
I <sub>BSTS</sub>	BST to GND quiescent current	V <sub>SH</sub> = V <sub>BST</sub> = 95 V, GVDD = 12 V		33.3		μA
I <sub>BSTSO</sub>	BST to GND operating current	f = 50 kHz, C <sub>LOAD</sub> = 0		0.07		mA
<b>INPUT</b>						
V <sub>HIT</sub>	Input voltage high threshold	-40°C to 125°C		1.45	2	V
V <sub>LIT</sub>	Input voltage low threshold	-40°C to 125°C	0.8	1.3		V
V <sub>IHYS</sub>	Input voltage hysteresis			0.15		V
R <sub>IN</sub>	Input pull-down resistance	V <sub>IN</sub> = 3 V		200		kΩ
<b>UNDERVOLTAGE PROTECTION (UVLO)</b>						
V <sub>GVDDR</sub>	GVDD rising threshold	V <sub>GVDDR</sub> = V <sub>GVDD</sub> - GND, -40°C to 125°C		8.15	8.75	V
V <sub>GVDDF</sub>	GVDD falling threshold	V <sub>GVDDF</sub> = V <sub>GVDD</sub> - GND, -40°C to 125°C	6.75	7.7		V
V <sub>DDHYS</sub>	GVDD threshold hysteresis			0.45		V
V <sub>BSTR</sub>	VBST rising threshold	V <sub>BSTR</sub> = V <sub>BST</sub> - V <sub>SH</sub> , -40°C to 125°C		7.6	8.5	V
V <sub>BSTF</sub>	VBST falling threshold	V <sub>BSTR</sub> = V <sub>BST</sub> - V <sub>SH</sub> , -40°C to 125°C	6.25	7.15		V
V <sub>BSTHYS</sub>	VBST threshold hysteresis			0.45		V
<b>BOOTSTRAP DIODE</b>						
V <sub>F</sub>	Low-current forward voltage	I <sub>BOOT</sub> = 100 μA		0.6		V
V <sub>FI</sub>	High-current forward voltage	I <sub>BOOT</sub> = 100 mA		2.1		V
R <sub>BOOT</sub>	Bootstrap dynamic resistance	I <sub>BOOT</sub> = 100 mA and 80 mA		12.5		Ω
<b>LO GATE DRIVER</b>						
V <sub>GL_L</sub>	Low level output voltage	I <sub>GL</sub> = 100 mA, V <sub>GL_L</sub> = V <sub>GL</sub> - GND		0.25		V
V <sub>GL_H</sub>	High level output voltage	I <sub>GL</sub> = -100 mA, V <sub>GL_H</sub> = V <sub>GVDD</sub> - V <sub>GL</sub>		0.8		V
	Peak pullup current <sup>(1)</sup>	V <sub>GL</sub> = 0V		0.5		A
	Peak pulldown current <sup>(1)</sup>	V <sub>GL</sub> = 12V		0.8		A
<b>HO GATE DRIVER</b>						
V <sub>GH_L</sub>	Low level output voltage	I <sub>GH</sub> = 100 mA, V <sub>GH_L</sub> = V <sub>GH</sub> - V <sub>SH</sub>		0.25		V
V <sub>GH_H</sub>	High level output voltage	I <sub>GH</sub> = -100 mA, V <sub>GH_H</sub> = V <sub>BST</sub> - V <sub>GH</sub>		0.8		V
	Peak pullup current <sup>(1)</sup>	V <sub>GH</sub> = 0V		0.5		A
	Peak pulldown current <sup>(1)</sup>	V <sub>GH</sub> = 12V		0.8		A

(1) Parameter not tested in production.

## 6.6 Switching Characteristics

V<sub>GVDD</sub> = V<sub>BST</sub> = 12 V, GND = V<sub>SH</sub> = 0 V, No Load on GL or GH, T<sub>J</sub> = 25°C (unless otherwise noted).


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>PROPAGATION DELAYS</b>					

## 6.6 Switching Characteristics (continued)

 $V_{GVDD} = V_{BST} = 12\text{ V}$ ,  $GND = V_{SH} = 0\text{ V}$ , No Load on GL or GH,  $T_J = 25^\circ\text{C}$  (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{DLFF}$	VINL falling to VGL falling	$V_{INH} = V_{INL} = 0\text{-}3\text{ V}$ , $C_{LOAD} = 0\text{ pF}$ . Time from 50% of the input to 90% of the output.		115		ns
$t_{DHFF}$	VINH falling to VGH falling	$V_{INH} = V_{INL} = 0\text{-}3\text{ V}$ , $C_{LOAD} = 0\text{ pF}$ . Time from 50% of the input to 90% of the output.		115		ns
$t_{DLRR}$	VINL rising to VGL rising	$V_{INH} = V_{INL} = 0\text{-}3\text{ V}$ , $C_{LOAD} = 0\text{ pF}$ . Time from 50% of the input to 10% of the output.		115		ns
$t_{DHRR}$	VINH rising to VGH rising	$V_{INH} = V_{INL} = 0\text{-}3\text{ V}$ , $C_{LOAD} = 0\text{ pF}$ . Time from 50% of the input to 10% of the output.		115		ns
<b>DELAY MATCHING</b>						
$t_{MON}$	Delay from GL on to GH off	INL ON, INH OFF, $V_{INH} = V_{INL} = 0\text{-}3\text{ V}$			30	ns
$t_{MOFF}$	Delay from GL off to GH on	INL OFF, INH ON, $V_{INH} = V_{INL} = 0\text{-}3\text{ V}$			30	ns
<b>OUTPUT RISE AND FALL TIME</b>						
$t_{R\_GL}$	GL	$C_{LOAD} = 1000\text{ pF}$ , $V_{INH} = V_{INL} = 0\text{-}3\text{ V}$		28		ns
$t_{R\_GH}$	GH	$C_{LOAD} = 1000\text{ pF}$ , $V_{INH} = V_{INL} = 0\text{-}3\text{ V}$		28		ns
$t_{F\_GL}$	GL	$C_{LOAD} = 1000\text{ pF}$ , $V_{INH} = V_{INL} = 0\text{-}3\text{ V}$		18		ns
$t_{F\_GH}$	GH	$C_{LOAD} = 1000\text{ pF}$ , $V_{INH} = V_{INL} = 0\text{-}3\text{ V}$		18		ns

## 6.7 Timing Diagrams



**Figure 6-1. Timing Definition Diagram**

## 6.8 Typical Characteristics

Unless otherwise specified,  $V_{GVDD} = V_{BST} = 12\text{ V}$ ,  $GND = V_{SH} = 0\text{ V}$ , No Load on GL or GH,  $T_J = 25^\circ\text{C}$ .




Figure 6-2. GVDD Operating Current vs Frequency




Figure 6-3. BST Operating Current vs Frequency




Figure 6-4. Operating Currents vs Temperature




Figure 6-5. Quiescent Currents vs Temperature




Figure 6-6. Propagation Delays vs Temperature




Figure 6-7. GL Output High Voltage vs Temperature

### 6.8 Typical Characteristics (continued)

Unless otherwise specified,  $V_{GVDD} = V_{BST} = 12\text{ V}$ ,  $GND = V_{SH} = 0\text{ V}$ , No Load on GL or GH,  $T_J = 25^\circ\text{C}$ .




Figure 6-8. GH Output High Voltage vs Temperature




Figure 6-9. GL Output Low Voltage vs Temperature




Figure 6-10. GH Output Low Voltage vs Temperature




Figure 6-11. GVDD and BST UVLO Thresholds vs Temperature




Figure 6-12. GVDD and BST UVLO Hysteresis vs Temperature




Figure 6-13. Input Voltage Thresholds vs Temperature

### 6.8 Typical Characteristics (continued)

Unless otherwise specified,  $V_{GVDD} = V_{BST} = 12\text{ V}$ ,  $GND = V_{SH} = 0\text{ V}$ , No Load on GL or GH,  $T_J = 25^\circ\text{C}$ .




Figure 6-14. Input Voltage Thresholds vs Supply Voltage




Figure 6-15. Bootstrap Diode Forward Voltage vs Supply Voltage





Figure 6-16. Bootstrap Diode Dynamic Resistance

## 7 Detailed Description

### 7.1 Overview

The LM2005 is a high-voltage gate driver designed to drive both the high-side and the low-side N-channel FETs in a synchronous buck or a half-bridge configuration. The two outputs are independently controlled with two TTL-compatible input signals. The device can also work with CMOS type control signals at its inputs as long as the signals meet the turn-on and turn-off threshold specifications of the LM2005. The floating high-side driver is capable of working with a recommended BST voltage up to 105 V. A bootstrap diode is integrated in the LM2005 device to charge the high-side gate drive bootstrap capacitor. A robust level shifter operates at high speed while consuming low power and providing clean level transitions from the control logic to the high-side gate driver. Undervoltage lockout (UVLO) is provided on both the low-side and the high-side power rails.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Start-Up and UVLO

Both the high-side and the low-side driver stages include UVLO protection circuitry which monitors the supply voltage ( $V_{GVDD}$ ) and the bootstrap capacitor voltage ( $V_{BST-SH}$ ). The UVLO circuit inhibits each output until sufficient supply voltage is available to turn on the external MOSFETs, and the built-in UVLO hysteresis prevents chattering during supply voltage variations. When the supply voltage is applied to the GVDD pin of the device, both outputs are held low until  $V_{GVDD}$  exceeds the UVLO threshold, typically 8 V. Any UVLO condition on the bootstrap capacitor ( $V_{BST-SH}$ ) disables only the high-side output (GH).

**Table 7-1. GVDD UVLO Logic Operation**

CONDITION ( $V_{BST-SH} > V_{BSTR}$ )	INH	INL	GH	GL
$V_{GVDD} - GND < V_{GVDDR}$ during device start-up	H	L	L	L
	L	H	L	L
	H	H	L	L
	L	L	L	L

**Table 7-1. GVDD UVLO Logic Operation (continued)**

CONDITION ( $V_{BST-SH} > V_{BSTR}$ )	INH	INL	GH	GL
$V_{GVDD} - GND < V_{GVDDR} - V_{DDHYS}$ after device start-up	H	L	L	L
	L	H	L	L
	H	H	L	L
	L	L	L	L

**Table 7-2. BST UVLO Logic Operation**

CONDITION ( $V_{GVDD} > V_{GVDDR}$ )	INH	INL	GH	GL
$V_{BST-SH} < V_{BSTR}$ during device start-up	H	L	L	L
	L	H	L	H
	H	H	L	H
	L	L	L	L
$V_{BST-SH} < V_{BSTR} - V_{BSTHYS}$ after device start-up	H	L	L	L
	L	H	L	H
	H	H	L	H
	L	L	L	L

### 7.3.2 Input Stages

The INL and INH inputs operate independent of each other. There is no fixed time de-glitch filter implemented at the inputs and therefore propagation delay and delay matching are not sacrificed. In other words, there is no built-in dead time. If the dead time between two outputs is desired then that shall be programmed through the microcontroller. A small filter at each of the inputs of the driver further improves system robustness in noise-prone applications. The inputs have internal pulldown resistors with typical value of 200 kΩ. Thus, when the inputs are floating, the outputs are held low.

### 7.3.3 Level Shift

The level shift circuit is the interface from the high-side input, which is a GND referenced signal, to the high-side driver stage, which is referenced to the switch node (SH). The level shift allows control of the GH output which is referenced to the SH pin and provides excellent delay matching with the low-side driver.

### 7.3.4 Output Stages

The output stages are the interface to the power MOSFETs in the power train. High slew rate, low resistance, and high peak current capability of both outputs allow for efficient switching of the power MOSFETs. The low-side output stage is referenced to GND and the high-side is referenced to SH.

### 7.3.5 SH Transient Voltages Below Ground

In most applications, the body diode of the external low-side power MOSFET clamps the SH node to ground. In some situations, board capacitance and inductance can cause the SH node to transiently swing several volts below ground, before the body diode of the external low-side MOSFET clamps this swing. The SH pin in the LM2005 is allowed to swing below ground as long as specifications are not violated and conditions mentioned in this section are followed.

SH must always be at a lower potential than GH. Pulling GH more negative than specified conditions can activate parasitic transistors which may result in excessive current flow from the BST supply. This may result in damage to the device. The same relationship is true with GL and GND. If necessary, a Schottky diode can be placed externally between GH and SH or GL and GND to protect the device from this type of transient. The diode must be placed as close to the device pins as possible in order to be effective.

Low ESR bypass capacitors from BST to SH and from GVDD to GND are essential for proper operation of the gate driver device. The capacitor should be located at the leads of the device to minimize series inductance. The peak currents from GL and GH can be quite large. Any series inductance with the bypass capacitor causes voltage ringing at the leads of the device which must be avoided for reliable operation.

## 7.4 Device Functional Modes

The device operates in normal mode and UVLO mode. See [Section 7.3.1](#) for more information on UVLO operation mode. In normal mode, when the  $V_{GVD D}$  and  $V_{B S T - S H}$  are above UVLO threshold, the output stage is dependent on the states of the INH and INL pins. The outputs GH and GL will be low if input state is floating.

**Table 7-3. Input/Output Logic in Normal Mode of Operation**

INH	INL	GH <sup>(1)</sup>	GL <sup>(2)</sup>
L	L	L	L
L	H	L	H
H	L	H	L
H	H	H	H
Floating	Floating	L	L

(1) GH is measured with respect to SH.

(2) GL is measured with respect to GND.

## 8 Application and Implementation


### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

To operate power MOSFETs at high switching frequencies and to reduce associated switching losses, a powerful gate driver is employed between the PWM output of controller and the gates of the power semiconductor devices. Also, gate drivers are indispensable when it is impossible for the PWM controller to directly drive the gates of the switching devices. With the advent of digital power, this situation is often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal which cannot effectively turn on a power switch. Level-shift circuitry is needed to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN and PNP bipolar transistors in totem-pole arrangement prove inadequate with digital power because they lack level-shifting capability. Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers can also minimize the effect of high-frequency switching noise by being placed physically close to the power switch. Additionally, gate drivers can drive gate-drive transformers and control floating power-device gates, reducing the controller's power dissipation and thermal stress by moving the gate-charge power losses into the driver.

## 8.2 Typical Application



**Figure 8-1. LM2005 Driving MOSFETs in a Half-Bridge Converter**

## 8.2.1 Design Requirements

Table 8-1 lists the design parameters of the LM2005.

**Table 8-1. Design Example**

PARAMETER	VALUE
Gate Driver	LM2005
MOSFET	CSD19534KCS
V <sub>DD</sub>	12 V
Q <sub>G</sub>	17 nC
f <sub>sw</sub>	50 kHz

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Select Bootstrap and GVDD Capacitor

The bootstrap capacitor must maintain the V<sub>BST-SH</sub> voltage above the UVLO threshold for normal operation. Calculate the maximum allowable drop across the bootstrap capacitor with Equation 1.

$$\Delta V_{BST} = V_{GVDD} - V_{DH} - V_{BSTL} = 12V - 2.1V - 8.05V = 1.85V \quad (1)$$

where

- V<sub>GVDD</sub> = Supply voltage of the gate drive IC
- V<sub>DH</sub> = Bootstrap diode forward voltage drop
- V<sub>BSTL</sub> = BST falling threshold (V<sub>BSTR(max)</sub> - V<sub>BSTHYS</sub>)

Then, the total charge needed per switching cycle is estimated by Equation 2.

$$Q_{TOTAL} = Q_G + I_{BSTS} \times \frac{D_{MAX}}{f_{SW}} + \frac{I_{BST}}{f_{SW}} = 17nC + 33.3\mu A \times \frac{0.95}{50kHz} + \frac{150\mu A}{50kHz} = 20nC \quad (2)$$

where

- Q<sub>G</sub> = Total MOSFET gate charge
- I<sub>BSTs</sub> = BST to VSS leakage current
- D<sub>Max</sub> = Converter maximum duty cycle
- I<sub>BST</sub> = BST quiescent current

Next, use Equation 3 to estimate the minimum bootstrap capacitor value.

$$C_{BOOT(MIN)} = \frac{Q_{TOTAL}}{\Delta V_{BST}} = \frac{20nC}{1.85V} = 10.8nF \quad (3)$$

In practice, the value of the C<sub>BOOT</sub> capacitor must be greater than calculated to allow for situations where the power stage may skip pulse due to load transients. Equation 4 can be used to estimate the recommended bootstrap capacitance based on the maximum bootstrap voltage ripple desired for a specific application.

$$C_{BOOT} > \frac{Q_{TOTAL}}{\Delta V_{BST\_RIPPLE}} \quad (4)$$

where

- ΔV<sub>BST\_RIPPLE</sub> = Maximum allowable voltage drop across the bypass capacitor based on system requirements
- TI recommends having enough margins and to place the bootstrap capacitor as close to the BST and SH pins as possible.

$$C_{BOOT} = 100 \text{ nF} \quad (5)$$

As a general rule, the local  $V_{GVDD}$  bypass capacitor must be 10 times greater than the value of  $C_{BOOT}$ , as shown in [Equation 6](#).

$$C_{GVDD} = 1 \mu\text{F} \quad (6)$$

The bootstrap and bias capacitors must be ceramic types with X7R dielectric. The voltage rating must be twice that of the maximum  $V_{GVDD}$  considering capacitance tolerances once the devices have a DC bias voltage across them and to ensure long-term reliability.

### 8.2.2.2 Select External Gate Driver Resistor

The external gate driver resistor,  $R_{GATE}$ , is sized to reduce ringing caused by parasitic inductances and capacitances and also to limit the current coming out of the gate driver.

The peak GH pullup current is calculated in [Equation 7](#).

$$I_{GHH} = \frac{V_{GVDD} - V_{DH}}{R_{GHH} + R_{GATE} + R_{GFET\_INT}} \quad (7)$$

where

- $I_{GHH}$  = GH Peak pullup current
- $V_{DH}$  = Bootstrap diode forward voltage drop
- $R_{GHH}$  = Gate driver internal GH pullup resistance, estimated from the testing conditions, that is  $R_{GHH} = V_{GH\_H} / I_{GH}$
- $R_{GATE}$  = External gate drive resistance
- $R_{GFET\_INT}$  = MOSFET internal gate resistance, provided by transistor data sheet

Similarly, the peak GH pulldown current is shown in [Equation 8](#).

$$I_{GHL} = \frac{V_{GVDD} - V_{DH}}{R_{GHL} + R_{GATE} + R_{GFET\_INT}} \quad (8)$$

where

- $R_{GHL}$  is the GH pulldown resistance

The peak GL pullup current is shown in [Equation 9](#).

$$I_{GLH} = \frac{V_{GVDD}}{R_{GLH} + R_{GATE} + R_{GFET\_INT}} \quad (9)$$

where

- $R_{GLH}$  is the GL pullup resistance

The peak GL pulldown current is shown in [Equation 10](#).

$$I_{GLL} = \frac{V_{GVDD}}{R_{GLL} + R_{GATE} + R_{GFET\_INT}} \quad (10)$$

where

- $R_{GLL}$  is the GL pulldown resistance

For some scenarios, if the applications require fast turnoff, an anti-paralleled diode on  $R_{Gate}$  could be used to bypass the external gate drive resistor and speed up turnoff transition.

### 8.2.2.3 Estimate the Driver Power Loss

The total driver IC power dissipation can be estimated through the following components.

1. Static power losses,  $P_{QC}$ , due to quiescent currents  $I_{GVDD}$  and  $I_{BST}$  is shown in [Equation 11](#).

$$P_{QC} = V_{GVDD} \times I_{GVDD} + (V_{GVDD} - V_F) \times I_{BST} = 12V \times 0.43mA + (12V - 0.6V) \times 0.15mA = 6.87mW \quad (11)$$

2. Level-shifter losses,  $P_{IBSTS}$ , due high-side leakage current  $I_{BSTS}$  is shown in [Equation 12](#).

$$P_{IBSTS} = V_{BST} \times I_{BSTS} \times D = 72V \times 0.033mA \times 0.95 = 2.26mW \quad (12)$$

where

- D is the high-side switch duty cycle
3. Dynamic losses,  $P_{QG1\&2}$ , due to the FETs gate charge  $Q_G$  as shown in [Equation 13](#).

$$P_{QG1\&2} = 2 \times V_{GVDD} \times Q_G \times f_{SW} \times \frac{R_{GD\_R}}{R_{GD\_R} + R_{GATE} + R_{GFET\_INT}} = 2 \times 12V \times 17nC \times 50kHz \times \frac{5.25\Omega}{5.25\Omega + 4.7\Omega + 2.2\Omega} \quad (13)$$

$$= 8.8mW$$

where

- $Q_G$  = Total FETs gate charge
  - $f_{SW}$  = Switching frequency
  - $R_{GD\_R}$  = Average value of pullup and pulldown resistor
  - $R_{GATE}$  = External gate drive resistor
  - $R_{GFET\_INT}$  = Internal FETs gate resistor
4. Level-shifter dynamic losses,  $P_{LS}$ , during high-side switching due to required level-shifter charge on each switching cycle. For this example it is assumed that value of parasitic charge  $Q_P$  is 2.5 nC, as shown in [Equation 14](#).

$$P_{LS} = V_{BST} \times Q_P \times f_{SW} = 72V \times 2.5nC \times 50kHz = 9mW \quad (14)$$

In this example, the sum of all the losses is 27 mW as a total gate driver loss. For gate drivers that include bootstrap diode, one should also estimate losses in the bootstrap diode. Diode forward conduction loss is computed as product of average forward voltage drop and average forward current.

[Equation 15](#) estimates the maximum allowable power loss of the device for a given ambient temperature.

$$P_{MAX} = \frac{T_J - T_A}{R_{\theta JA}} \quad (15)$$

where


- $P_{MAX}$  = Maximum allowed power dissipation in the gate driver device
- $T_J$  = Junction temperature
- $T_A$  = Ambient temperature
- $R_{\theta JA}$  = Junction-to-ambient thermal resistance

The thermal metrics for the driver package is summarized in the *Thermal Information* table of the data sheet. For detailed information regarding the thermal information table, refer to the Texas Instruments application note entitled [Semiconductor and IC Package Thermal Metrics](#).


### 8.2.3 Application Curves

Figure 8-2 and Figure 8-3 show the rise times and turn-on propagation delays for the low side driver and the high side driver respectively. Likewise, Figure 8-4 and Figure 8-5 show the fall times and turn-off propagation delays. Each channel (INH, INL, GH, and GL) is labeled and displayed on the left hand of the waveforms.


The testing condition: load capacitance is 1 nF, gate resistor is 4 Ω,  $V_{DD} = 12\text{ V}$ ,  $f_{SW} = 50\text{ kHz}$ .




**Figure 8-2. GL Rise Time and INL to GL Turn-on Propagation Delay**



**Figure 8-3. GH Rise Time and INH to GH Turn-on Propagation Delay**



**Figure 8-4. GL Fall Time and INL to GL Turn-off Propagation Delay**



**Figure 8-5. GH Fall Time and INH to GH Turn-off Propagation Delay**

## 9 Power Supply Recommendations

The recommended bias supply voltage range for LM2005 is from 9 V to 18 V. The lower end of this range is governed by the internal undervoltage lockout (UVLO) protection feature of the  $V_{GVDD}$  supply circuit blocks. The upper end of this range is driven by the 18-V recommended maximum voltage rating of the GVDD pin. It is recommended that the voltage on GVDD pin is lower than the maximum recommended voltage to account for transient voltage spikes.

The UVLO protection feature also involves a hysteresis function. This means that once the device is operating in normal mode, if the  $V_{GVDD}$  voltage drops, the device continues to operate in normal mode as long as the voltage drop does not exceed the hysteresis specification,  $V_{DDHYS}$ . If the voltage drop is more than hysteresis specification, the device shuts down. Therefore, while operating at or near the 9-V range, the voltage ripple on the auxiliary power supply output must be smaller than the hysteresis specification of LM2005 to avoid triggering device-shutdown.

A local bypass capacitor must be placed between the GVDD and GND pins and this capacitor must be located as close to the device as possible. A low-ESR, ceramic surface mount capacitor is recommended.

**LM2005**SNVSCB6B – FEBRUARY 2023 – REVISED SEPTEMBER 2023

---

TI recommends using 2 capacitors across GVDD and GND: a low capacitance ceramic surface-mount capacitor for high-frequency filtering placed very close to GVDD and GND pins, and another high capacitance value surface-mount capacitor for IC bias requirements. In a similar manner, the current pulses delivered by the GH pin are sourced from the BST pin. Therefore, a local decoupling capacitor is recommended between the BST and SH pins.

## 10 Layout

### 10.1 Layout Guidelines

Optimum performance of half-bridge gate drivers cannot be achieved without taking due considerations during circuit board layout. The following points are emphasized:

1. Low-ESR and low-ESL capacitors must be connected close to the IC between GVDD and GND pins and between BST and SH pins to support high peak currents being drawn from GVDD and BST during the turn-on of the external MOSFETs.
2. To prevent large voltage transients at the drain of the top MOSFET, a low-ESR electrolytic capacitor and a good-quality ceramic capacitor must be connected between the MOSFET drain and ground (GND).
3. To avoid large negative transients on the switch node (SH) pin, the parasitic inductances between the source of the top MOSFET and the drain of the bottom MOSFET (synchronous rectifier) must be minimized.
4. Grounding considerations:
  - The first priority in designing grounding connections is to confine the high peak currents that charge and discharge the MOSFET gates to a minimal physical area. This will decrease the loop inductance and minimize noise issues on the gate terminals of the MOSFETs. The gate driver must be placed as close as possible to the MOSFETs.
  - The second consideration is the high current path that includes the bootstrap capacitor, the bootstrap diode, the local ground referenced bypass capacitor, and the low-side MOSFET body diode. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode from the ground referenced GVDD bypass capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.

### 10.2 Layout Example




Figure 10-1. Layout Example

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

- *Semiconductor and IC Packaging Thermal Metrics*, [SPRA953](#)

### 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.4 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 11.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">LM2005DR</a>	Active	Production	SOIC (D)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2005D
LM2005DR.A	Active	Production	SOIC (D)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2005D
<a href="#">LM2005DSGR</a>	Active	Production	WSON (DSG)   8	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	L005
LM2005DSGR.A	Active	Production	WSON (DSG)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L005

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION




### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2005DR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2005DSGR	WSON	DSG	8	3000	178.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
LM2005DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2005DR	SOIC	D	8	3000	353.0	353.0	32.0
LM2005DSGR	WSON	DSG	8	3000	208.0	191.0	35.0
LM2005DSGR	WSON	DSG	8	3000	210.0	185.0	35.0



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed  $.006$  [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
 EXPOSED METAL SHOWN  
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## GENERIC PACKAGE VIEW

**DSG 8**

**WSON - 0.8 mm max height**




2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD


This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.





4224783/A



ALTERNATIVE TERMINAL SHAPE TYPICAL



SIDE WALL METAL THICKNESS DIM A	
OPTION 1	OPTION 2
0.1	0.2



4218900/E 08/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:20X



SOLDER MASK DETAILS

4218900/E 08/2022

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025