

LM4121 Precision Micropower Low Dropout Voltage Reference

Check for Samples: LM4121

FEATURES (LM4121-1.2)

- Small SOT23-5 Package
- Low Voltage Operation
- High Output Voltage Accuracy: 0.2%
- Source and Sink Current Output: ±5 mA
- Supply current: 160 µA Typ.
- Low Temperature Coefficient: 50 ppm/°C
- Enable Pin
- Output Voltages: 1.25V and Adjustable
- Industrial Temperature Range: -40°C to +85°C
- (For Extended Temperature Range, -40°C to 125°C, Contact Texas Instruments)

APPLICATIONS

- Portable, Battery Powered Equipment
- Instrumentation and Process Control
- Automotive & Industrial
- Test Equipment
- Data Acquisition Systems
- Precision Regulators
- Battery Chargers
- Base Stations
- Communications
- Medical Equipment

Block Diagram

DESCRIPTION


The LM4121 is a precision bandgap voltage reference available in a fixed 1.25V and adjustable version with up to 5 mA current source and sink capability.

This series reference operates with input voltages as low as 1.8V and up to 12V consuming 160 μ A (Typ.) supply current. In power down mode, device current drops to less than 2 μ A.

The LM4121 comes in two grades A and Standard. The best grade devices (A) have an initial accuracy of 0.2%, while the standard have an initial accuracy of 0.5%, both with a tempco of 50ppm/°C ensured from -40°C to +125°C.

The very low operating voltage, low supply current and power-down capability of the LM4121 makes this product an ideal choice for battery powered and portable applications.

The device performance is ensured over the industrial temperature range (-40° C to $+85^{\circ}$ C), while certain specs are ensured over the extended temperature range (-40° C to $+125^{\circ}$ C). Please contact Texas Instruments for full specifications over the extended temperature range. The LM4121 is available in a standard 5-pin SOT-23 package.




* Resistors are removed on the LM4121-ADJ †LM4121-ADJ only

Figure 1. LM4121-1.2 Block Diagram

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

Connection Diagrams






Figure 2. SOT23-5 Surface Mount Package

Figure 3. SOT23-5 Surface Mount Package

Table 1. SOT-23 Package Marking Information⁽¹⁾

Field Information						
First Field:						
R = Reference						
Second and third Field:						
19 = 1.250V Voltage Option						
20 = Adjustable						
Fourth Field:						
A-B = Initial Reference Voltage Tolerance						
$A = \pm 0.2\%$						
$B = \pm 0.5\%$						

(1) Only four fields of marking are possible on the SOT-23's small surface. This table gives the meaning of the four fields.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings ⁽¹⁾⁽²⁾

Maximum Voltage on input or enable pins	-0.3V to 14V
Output Short-Circuit Duration	Indefinite
Power Dissipation ($T_A = 25^{\circ}C$) ⁽³⁾ :	
DBV0005B package - θ _{JA}	280°C/W
Power Dissipation	350 mW
ESD Susceptibility ⁽⁴⁾ Human Body Model Machine Model	2 kV 200V
Lead Temperature:	
Soldering, (10 sec.)	+260°C
Vapor Phase (60 sec.)	+215°C
Infrared (15 sec.)	+220°C

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see Electrical Characteristics - LM4121-1.250V and Electrical Characteristics - LM4121-ADJ tables. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(3) Without PCB copper enhancements. The maximum power dissipation must be de-rated at elevated temperatures and is limited by T_{JMAX} (maximum junction temperature), θ_{J-A} (junction to ambient thermal resistance) and T_A (ambient temperature). The maximum power dissipation at any temperature is: PDiss_{MAX} = (T_{JMAX} - T_A)/θ_{J-A} up to the value listed in the Absolute Maximum Ratings.

(4) The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.

TEXAS INSTRUMENTS

SNVS073C - APRIL 2000 - REVISED APRIL 2013

www.ti.com

Operating Range⁽¹⁾

e per annig i tanige	
Storage Temperature Range	-65°C to +150°C
Ambient Temperature Range	-40°C to +85°C
Junction Temperature Range	−40°C to +125°C

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see Electrical Characteristics - LM4121-1.250V and Electrical Characteristics - LM4121-ADJ tables. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Electrical Characteristics LM4121-1.250V

Unless otherwise specified V_{IN} = 3.3V, I_{LOAD} = 0, C_{OUT} = 0.01µF, T_A = T_j = 25°C. Limits with standard typeface are for T_j = 25°C, and limits in **boldface type** apply over the $-40^{\circ}C \le T_A \le +85^{\circ}C$ temperature range.

Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Units
V _{OUT}	Output Voltage Initial Accuracy LM4121A-1.250			1.250	±0.2	%
	LM4121-1.250				±0.5	
TCV _{OUT} /°C	Temperature Coefficient	$-40^{\circ}C \le T_A \le +125^{\circ}C$		14	50	ppm/°c
$\Delta V_{OUT} / \Delta V_{IN}$	Line Regulation	$1.8V \le V_{IN} \le 12V$		0.0007	0.009 0.012	%/V
		$0 \text{ mA} \leq I_{\text{LOAD}} \leq 1 \text{ mA}$		0.03	0.08 0.17	
ΔV _{OUT} /ΔI _{LOAD}	Load Regulation	$1 \text{ mA} \leq I_{\text{LOAD}} \leq 5 \text{ mA}$		0.01	0.04 0.1	%/mA
		$-1 \text{ mA} \le I_{LOAD} \le 0 \text{ mA}$		0.04	0.12	
		−5 mA ≤ I_{LOAD} ≤ −1 mA		0.01		
Min-V _{IN}	Minimum Operating Voltage	$I_{LOAD} = 5mA$		1.5	1.8	V
V _N	Output Noise Voltage	0.1 Hz to 10 Hz		20		μV _{PP}
		10 Hz to 10 kHz		30		μV _{RMS}
I _S	Supply Current			160	250 275	μA
I _{SS}	Power-down Supply Current	V _{IN} = 12V Enable = 0.4V Enable = 0.2V			1 2	μA
V _H	Logic High Input Voltage		1.6	1.5		V
VL	Logic Low Input Voltage			0.4	0.2	V
I _H	Logic High Input Current			7	15	μA
IL	Logic Low Input Current			0.1		μA
		V _{IN} = 3.3V, V _{OUT} = 0		15		
	Short Circuit Current		6		30	~ ^
I _{SC}	Short Circuit Current	V _{IN} = 12V, V _{OUT} = 0		17		mA
		e			30	
Hyst	Thermal Hysteresis	−40°C ≤ T _A ≤ 125°C		0.5		mV/V

(1) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate TI's Averaging Outgoing Quality Level (AOQL).

(2) Typical numbers are at 25°C and represent the most likely parametric norm.

(3) Thermal hysteresis is defined as the change in +25°C output voltage before and after exposing the device to temperature extremes.

SNVS073C - APRIL 2000 - REVISED APRIL 2013

Electrical Characteristics LM4121-1.250V (continued)

Unless otherwise specified $V_{IN} = 3.3V$, $I_{LOAD} = 0$, $C_{OUT} = 0.01\mu$ F, $T_A = T_j = 25^{\circ}$ C. Limits with standard typeface are for $T_j = 25^{\circ}$ C, and limits in **boldface type** apply over the -40° C $\leq T_A \leq +85^{\circ}$ C temperature range.

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур ⁽²⁾	Max ⁽¹⁾	Units
ΔV _{OUT}	Long Term Stability	1000 hrs. @ 25°C		100		ppm

(4) Long term stability is change in V_{REF} at 25°C measured continuously during 1000 hrs.

Electrical Characteristics LM4121-ADJ

Unless otherwise specified $V_{IN} = 3.3V$, $V_{OUT} = V_{REF}$, $I_{LOAD} = 0$, $C_{OUT} = 0.01\mu$ F, $T_A = T_j = 25^{\circ}$ C. Limits with standard typeface are for $T_j = 25^{\circ}$ C, and limits in **boldface type** apply over the -40° C $\leq T_A \leq +85^{\circ}$ C temperature range.

Symbol Parameter		Conditions	Min ⁽¹⁾	Тур ⁽²⁾	Max ⁽¹⁾	Units	
V _{OUT} = V _{REF}	Output Voltage Initial Accuracy LM4121A-ADJ			1.216	±0.2	%	
	LM4121-ADJ				±0.5		
TCV _{REF} /°C	Temperature Coefficient	$-40^{\circ}C \le T_A \le +125^{\circ}C$		14	50	ppm/°c	
$\Delta V_{REF} / \Delta V_{IN}$	Line Regulation	$1.8V \le V_{IN} \le 12V$		0.0007	0.009 0.012	%/V	
		$0 \text{ mA} \le I_{\text{LOAD}} \le 1 \text{ mA}$		0.03	0.08 0.17		
ΔV _{OUT} /ΔI _{LOAD}	Load Regulation	$1 \text{ mA} \leq I_{\text{LOAD}} \leq 5 \text{ mA}$		0.01	0.04 0.1	%/mA	
		$-1 \text{ mA} \le I_{LOAD} \le 0 \text{ mA}$		0.04	0.12		
		−5 mA ≤ I_{LOAD} ≤ −1 mA		0.01			
Min-V _{IN}	Minimum Operating Voltage	$I_{LOAD} = 5 \text{ mA}$		1.5	1.8	V	
V _N	Output Noise Voltage	0.1 Hz to 10 Hz		20		μV _{PP}	
	(3)	10 Hz to 10 kHz		30		μV _{RMS}	
I _S	Supply Current			160	250 275	μA	
I _{SS}	Power-down Supply Current	V _{IN} = 12V Enable = 0.4V Enable = 0.2V			1 2	μA	
I _{BIAS}	Reference Pin Bias Current	(4)	15	40		nA	
V _H	Logic High Input Voltage		1.6	1.5		V	
VL	Logic Low Input Voltage			0.4	0.2	V	
I _H	Logic High Input Current			7	15	μA	
IL	Logic Low Input Current			0.1		μA	
		V _{OUT} = 0		15			
	Short Circuit Current		6		30		
I _{SC}	Short Circuit Current	V _{IN} = 12V, V _{OUT} = 0		17		mA	
			6		30		

(1) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate TI's Averaging Outgoing Quality Level (AOQL).

(2) Typical numbers are at 25°C and represent the most likely parametric norm.

(3) Output noise for 1.25V option. Noise is proportional to V_{OUT} .

(4) Bias Current flows out of the Adjust pin.

4 Submit Documentation Feedback



.M4121

www.ti.com

Electrical Characteristics LM4121-ADJ (continued)

Unless otherwise specified V_{IN} = 3.3V, V_{OUT} = V_{REF}, I_{LOAD} = 0, C_{OUT} = 0.01µF, T_A = T_j = 25°C. Limits with standard typeface are for T_j = 25°C, and limits in **boldface type** apply over the -40°C \leq T_A \leq +85°C temperature range.

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур ⁽²⁾	Max ⁽¹⁾	Units
Hyst	Thermal Hysteresis	$-40^{\circ}C \le T_{A} \le 125^{\circ}C$		0.5		mV/V
ΔV _{OUT}	Long Term Stability	1000 hrs. @ 25°C		100		ppm


(5) Thermal hysteresis is defined as the change in +25°C output voltage before and after exposing the device to temperature extremes.

(6) Long term stability is change in V_{REF} at 25°C measured continuously during 1000 hrs.

EXAS ISTRUMENTS

www.ti.com

SNVS073C-APRIL 2000-REVISED APRIL 2013




LM4121- (All Options) Typical Operating Characteristics

6



SNVS073C - APRIL 2000 - REVISED APRIL 2013




20

20

TEXAS INSTRUMENTS


www.ti.com


SNVS073C - APRIL 2000-REVISED APRIL 2013



LM4121- (All Options) Typical Operating Characteristics (continued)








Texas Instruments

www.ti.com

SNVS073C - APRIL 2000-REVISED APRIL 2013



Copyright © 2000–2013, Texas Instruments Incorporated





SNVS073C - APRIL 2000 - REVISED APRIL 2013

www.ti.com

LM4121-ADJ Typical Operating Characteristics (continued)

Unless otherwise specified, V_{IN} = 3.3V, V_{OUT} = 1.2V, I_{LOAD} = 0, C_{OUT} = 0.022µF, T_A = 25°C and V_{EN} = V_{IN}.





SNVS073C - APRIL 2000 - REVISED APRIL 2013



www.ti.com

PIN DESCRIPTIONS

Output (Pin 5)	Reference Output.
Input (Pin 4)	Positive Supply.
Ground (Pin 2)	Negative Supply or Ground Connection
Enable (Pin 3)	Pulled to input for normal operation. Forcing this pin to ground will turn-off the output.
REF (Pin 1)	REF Pin (1.25V option only). This pin should be left unconnected for 1.25V option.
Adj (Pin 1)	V _{OUT} Adj Pin (Adjustable option only). See Application Hints section.

APPLICATION HINTS

The standard application circuit for the LM4121 is shown in Figure 34. The output voltage is set with the two feedback resistors, according to the following formula:

$$V_{OUT} = [V_{ref}(1 + R1/R2] - I_{bias} \cdot R1$$

(1)

Values for R1 and R2 should be chosen to be less than 1 M Ω . I_{bias} typically flows out of the adjust pin. Values for V_{ref} and I_{bias} are found in the Electrical Characteristics - LM4121-1.250V and Electrical Characteristics - LM4121-ADJ tables. For best accuracy, be sure to take into account the variation of V_{REF} with input voltage, load and output voltage.

The LM4121 is designed to be stable with ceramic output capacitors in the range of 0.022μ F to 0.047μ F. Note that 0.022μ F is the minimum required output capacitor. These capacitors typically have an ESR of about 0.1 to 0.5Ω . Smaller ESR can be tolerated, however larger ESR can not. The output capacitor can be increased to improve load transient response, up to about 1μ F. However, values above 0.047μ F must be tantalum. With tantalum capacitors, in the 1μ F range, a small capacitor between the output and the reference (Adj) pin is required. This capacitor will typically be in the 50pF range. Care must be taken when using output capacitors of 1μ F or larger. These application must be thoroughly tested over temperature, line and load. Also, when the LM4121 is used as a controller, with external active components, each application must be carefully tested to ensure a stable design. The adjust pin is sensitive to noise and capacitive loading. The trace to this pin must be as short as possible and the feedback resistors should be close to this pin. Also, a single point ground to the LM4121 will help ensure good accuracy at high load currents.

An input capacitor is typically not required. However, a 0.1µF ceramic can be used to help prevent line transients from entering the LM4121. Larger input capacitors should be tantalum or aluminium.

The enable pin is an analog input with very little hysteresis. About 6μ A into this pin is required to turn the part on, and it must be taken close to GND to turn the part off (see Electrical Characteristics - LM4121-1.250V and Electrical Characteristics - LM4121-ADJ tables for thresholds). There is a *minimum* slew rate on this pin of about 0.003V/µS to prevent glitches on the output. All of these conditions can easily be met with ordinary CMOS or TTL logic. If the shutdown feature is not required, then this pin can safely be connected directly to the input supply. Floating this pin is not recommended.




Figure 34. Standard Application Circuit



LM4121

www.ti.com

PRINTED CIRCUIT BOARD LAYOUT CONSIDERATION

The mechanical stress due to PC board mounting can cause the output voltage to shift from its initial value. References in SOT packages are generally less prone to assembly stress than devices in Small Outline (SOIC) package.

To reduce the stress-related output voltage shifts, mount the reference on the low flex areas of the PC board such as near to the edge or the corner of the PC board.

Typical Application Circuits







Figure 35. Voltage Reference with Negative Output












Figure 36. 100mA Quasi-LDO Regulator




Figure 38. Voltage Reference with Complimentary Output




Figure 40. Precision Voltage Reference with Force and Sense Output

TEXAS INSTRUMENTS

www.ti.com

SNVS073C - APRIL 2000 - REVISED APRIL 2013






Figure 41. Programmable Current Source










Figure 43. Power Supply Splitter

Figure 44. Li + Low Battery Detector




Figure 45. Flasher Circuit

Submit Documentation Feedback

14

SNVS073C - APRIL 2000 - REVISED APRIL 2013

REVISION HISTORY

Cł	hanges from Revision B (April 2013) to Revision C	Page
•	Changed layout of National Data Sheet to TI format	14



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
LM4121AIM5-1.2/NOPB	LIFEBUY	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	R19A	
LM4121AIM5-ADJ/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	R20A	Samples
LM4121AIM5X-ADJ/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	R20A	Samples
LM4121IM5-1.2/NOPB	LIFEBUY	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	R19B	
LM4121IM5-ADJ/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	R20B	Samples
LM4121IM5X-ADJ/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	R20B	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	*c		,						-			
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM4121AIM5-1.2/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4121AIM5-ADJ/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4121AIM5X- ADJ/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4121IM5-1.2/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4121IM5-ADJ/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4121IM5X-ADJ/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



PACKAGE MATERIALS INFORMATION

9-Aug-2022



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)			
LM4121AIM5-1.2/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0			
LM4121AIM5-ADJ/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0			
LM4121AIM5X-ADJ/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0			
LM4121IM5-1.2/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0			
LM4121IM5-ADJ/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0			
LM4121IM5X-ADJ/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0			

DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated