

LM4857 Boomer® Audio Power Amplifier Series Stereo 1.2W Audio Sub-system with 3D Enhancement

Check for Samples: LM4857

FEATURES

- Stereo Speaker Amplifier
- Stereo Headphone Amplifier
- Mono Earpiece Amplifier
- Mono Line Output for External Handsfree Carkit
- Independent Left, Right, and Mono Volume Controls
- TI 3D Enhancement
- I²C Compatible Interface
- Ultra low Shutdown Current
- Click and Pop Suppression Circuit
- 16 distinct Output Modes
- Thermal Shutdown Protection
- Available in DSBGA and UQFN packages

APPLICATIONS

- Cell Phones
- PDAs
- Portable Gaming Devices
- Internet Appliances
- Portable DVD/CD/AAC/MP3 players

KEY SPECIFICATIONS

- POUT, Stereo Loudspeakers, 4Ω, 5V, 1% THD+N (LM4857SP) 1.6W (typ)
- POUT, Stereo Loudspeakers, 8Ω, 5V, 1% THD+N 1.2W (typ)
- POUT, Stereo Headphones, 32Ω, 5V, 1% THD+N 75mW (typ)
- POUT, Mono Earpiece, 32Ω, 5V, 1% THD+N 100mW (typ)
- POUT, Stereo Loudspeakers, 8Ω, 3.3V, 1% THD+N 495mW (typ)
- POUT, Stereo Headphones, 32Ω, 3.3V, 1% THD+N 33mW (typ)
- POUT, Mono Earpiece, 32Ω, 3.3V, 1% THD+N 43mW (typ)
- Shutdown Current 0.06µA (typ)

DESCRIPTION

The LM4857 is an integrated audio sub-system designed for stereo cell phone applications. Operating on a 3.3V supply, it combines a stereo speaker amplifier delivering 495mW per channel into an 8Ω load, a stereo headphone amplifier delivering 33mW per channel into a 32Ω load, a mono earpiece amplifier delivering 43mW into a 32Ω load, and a line output for an external powered handsfree speaker. It integrates the audio amplifiers, volume control, mixer, power management control, and TI 3D enhancement all into a single package. In addition, the LM4857 routes and mixes the stereo and mono inputs into 16 distinct output modes. The LM4857 is controlled through an I²C compatible interface. Other features include an ultra-low current shutdown mode and thermal shutdown protection.

Boomer audio power amplifiers are designed specifically to provide high quality output power with a minimal amount of external components.

The LM4857 is available in a 30-bump DSBGA package and a 28-lead UQFN package.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Typical Application




Figure 1. Typical Audio Amplifier Application Circuit



Connection Diagram




Figure 2. 30 Bump DSBGA Package – Top View (Bump-side down)
See Package Number YZR0030

PIN CONNECTION (DSBGA)

Pin	Name	Pin Description
A1	RLS+	Right Loudspeaker Positive Output
A2	V_{DD}	Power Supply
A3	SDA	Data
A4	RHP3D	Right Headphone 3D
A5	RHP	Right Headphone Output
B1	GND	Ground
B2	I ² CV _{DD}	I ² C Interface Power Supply
B3	ADR	I ² C Address Select
B4	LHP3D	Left Headphone 3D
B5	V_{DD}	Power Supply
C1	RLS-	Right Loudspeaker Negative Output
C2	NC	No Connect
C3	SCL	Clock
C4	LINEOUT	Mono Line Output
C5	GND	Ground
D1	LLS-	Left Loudspeaker Negative Output
D2	V_{DD}	Power Supply
D3	M _{IN}	Mono Input
D4	NC	No Connect
D5	EP+	Mono Earpiece Positive Output
E1	GND	Ground
E2	BYPASS	Half-supply bypass
E3	LLS3D	Left Loudspeaker 3D
E4	R _{IN}	Right Stereo Input
E5	EP-	Mono Earpiece Negative Output
F1	LLS+	Left Loudspeaker Positive Output
F2	V _{DD}	Power Supply
F3	RLS3D	Right Loudspeaker 3D
F4	L _{IN}	Left Stereo Input
F5	LHP	Left Headphone Output

Copyright © 2003–2013, Texas Instruments Incorporated



Connection Diagram




Figure 3. 28 – UQFN Package, Top View See Package Number NJD0028A

PIN CONNECTION (UQFN)

Pin	Name	Pin Description
1	RHP	Right Headphone Output
2	V_{DD}	Power Supply
3	LINEOUT	Mono Line Output
4	GND	Ground
5	EP-	Mono Earpiece Negative Output
6	EP+	Mono Earpiece Positive Output
7	LHP	Left Headphone Output
8	RIN	Right Stereo Input
9	LIN	Left Stereo Input
10	MIN	Mono Input
11	LLS3D	Left Loudspeaker 3D
12	RLS3D	Right Loudspeaker 3D
13	BYPASS	Half-supply bypass
14	V_{DD}	Power Supply
15	LLS+	Left Loudspeaker Positive Output
16	GND	Ground
17	LLS-	Leftt Loudspeaker Negative Output
18	V_{DD}	Power Supply
19	RLS-	Right Loudspeaker Negative Output
20	GND	Ground
21	RLS+	Right Loudspeaker Positive Output
22	V_{DD}	Power Supply
23	I ² CV _{DD}	I ² C Interface Power Supply
24	SDA	Data
25	ADR	I ² C Address Select
26	SCL	Clock
27	RHP3D	Right Headphone 3D
28	LHP3D	Left Headphone 3D





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)(3)

Supply Voltage		6.0V		
Storage Temperature		−65°C to +150°C		
Input Voltage		$-0.3V$ to V_{DD} +0.3V		
Power Dissipation (4)		Internally Limited		
ESD Susceptibility ⁽⁵⁾		2000V		
ESD Susceptibility ⁽⁶⁾		2000		
Junction Temperature (T _J)		150°C		
	θ _{JA} (YZR0030) ⁽⁷⁾	62°C/W		
Thermal Resistance	θ _{JA} (NJD0028A) ⁽⁸⁾	42°C/W		
	θ _{JC} (NJD0028A)	3°C/W		

- All voltages are measured with respect to the GND pin unless otherwise specified.
- Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not specify specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which specify specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not specified for parameters where no limit is given, however, the typical value is a good indication of device performance.
- If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} T_A) / \theta_{JA}$ or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4857 operating in Mode 3, 8, or 13 with $V_{DD} = 5V$, 8Ω stereo loudspeakers and 32Ω stereo headphones, the total power dissipation is 1.348W. $\theta_{JA}=62^{\circ}\text{C/W}.$ Human body model, 100pF discharged through a 1.5k Ω resistor.

- Machine Model, 220pF 240pF discharged through all pins. The given θ_{JA} is for an LM4857ITL mounted on a PCB with a $2in^2$ area of 1oz printed circuit board copper ground plane. The given θ_{JA} is for an LM4857SP mounted on a PCB with a $2in^2$ area of 1oz printed circuit board ground plane.

Operating Ratings

Temperature Range	
$T_{MIN} \le T_A \le T_{MAX}$	-40°C ≤ T _A ≤ +85°C
Supply Voltage	2.7V ≤ V _{DD} ≤ 5.5V
	$2.5V \le I^2CV_{DD} \le 5.5V$

Product Folder Links: LM4857



Audio Amplifier Electrical Characteristics $V_{DD} = 5.0V^{(1)(2)}$

The following specifications apply for V_{DD} = 5.0V, unless otherwise specified. Limits apply for T_A = 25°C.

Symbol	Parameter	Conditions	LN	1 4857	Units
			Typical ⁽³⁾	Limits ⁽⁴⁾⁽⁵⁾	(Limits)
		V _{IN} = 0V, No load; LD5 = RD5 = 0 ⁽⁶⁾			
l _{DD}	Supply Current	Mode 1, 6, 11	6	9.5	mA (max)
		Mode 4, 5, 9, 10, 14, 15	5	8	mA (max)
		Mode 2, 3, 7, 8, 12, 13	13	21	mA (max)
SD	Shutdown Current	Output mode 0 ⁽⁶⁾	0.2	3	μA (max)
P _O		LM4857SP Speaker; THD+N = 1%; $f = 1kHz$; 4Ω BTL	1.6		W
		Speaker; THD+N = 1%; $f = 1kHz$; 8Ω BTL	1.2	0.9	W (min)
	Output Power	Headphone; THD+N = 1%; f = 1kHz; 32Ω SE	75	60	mW (min)
		Earpiece; THD+N = 1%; $f = 1kHz$; 32Ω BTL, CD4 = 0	100	80	mW (min)
		Earpiece; THD+N = 1%; $f = 1kHz$; 32Ω BTL, CD4 = 1	135		mW
THD+N	Total Harmonic Distortion Plus Noise	LD5 = RD5 = 0			
		Speaker; P_O = 400mW; f = 1kHz; 8Ω BTL	0.05		%
		Headphone; P_O = 15mW; f = 1kHz; 32 Ω SE	0.04		%
		Earpiece; P_O = 15mW; f = 1kHz; 32 Ω BTL, CD4 = 0	0.05		%
		Line Out, $V_O = 1V_{RMS}$; f = 1kHz; 5k Ω SE	0.009		%
.,	Offset Voltage	Speaker; LD5 = RD5 = 0	0.2 3 1.6 0.9 75 60 100 80 135 0.05 0.04 0.05 0.009 5 5 40 5 30	mV (max)	
√os	Offset Voltage	Earpiece; LD5 = RD5 = 0	5	30	mV (max)
		A-weighted, 0dB gain; (7) LD5 = RD5 = 0; Audio Inputs Terminated			
		Speaker; Mode 2, 3, 7, 8	27		μV
		Speaker; Mode 12, 13	38		μV
		Headphone; Mode 3, 4, 8, 9	10		μV
		Headphone; Mode 13, 14	14		μV
N _{OUT}	Output Noise	Earpiece; Mode 1; CD4 = 0	13		μV
		Earpiece; Mode 6	18		μV
		Earpiece; Mode 11	21		μV
		Line Out; Mode 5	11		μV
		Line Out; Mode 10	14		μV
		Line Out; Mode 15	17		μV

- (1) All voltages are measured with respect to the GND pin unless otherwise specified.
- Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not specify specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which specify specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not specified for parameters where no limit is given, however, the typical value is a good indication of device performance.

Product Folder Links: LM4857

- Typicals are measured at +25°C and represent the parametric norm.
- Limits are ensured to AOQL (Average Outgoing Quality Level).
- Datasheet min/max specification limits are ensured by design, test, or statistical analysis. (5)
- Shutdown current and supply current are measured in a normal room environment. All digital input pins are connected to I²CV_{DD}.

"0dB gain" refers to the volume control gain setting of M_{IN}, L_{IN}, and R_{IN} set at 0dB. (7)



Audio Amplifier Electrical Characteristics $V_{DD} = 5.0V^{(1)(2)}$ (continued)

The following specifications apply for V_{DD} = 5.0V, unless otherwise specified. Limits apply for T_A = 25°C.

Symbol	Parameter	Conditions	LN	1 4857	Units	
			Typical ⁽³⁾	Limits ⁽⁴⁾⁽⁵⁾	(Limits)	
		$ f = 217 \text{Hz; } V_{\text{rip}} = 200 \text{mV}_{\text{pp}}; \ C_{\text{B}} = 2.2 \mu \text{F}; \\ 0 \text{dB gain;}^{(7)} \\ \text{LD5} = \text{RD5} = 0; \ \text{Audio Inputs Terminated} $				
PSRR		Speaker; Mode 2, 3, 7, 8	70		dB	
		Speaker; Mode 12, 13,	64	54	dB (min)	
		Headphone; Mode 3, 4, 8, 9	86		dB	
	Power Supply Rejection Ratio	Headphone; Mode 13, 14	73	60	dB (min)	
		Earpiece; Mode1	75		dB	
		Earpiece; Mode 6	70		dB	
		Earpiece; Mode 11	66	57	dB (min)	
		Line Out; Mode 5	86		dB	
		Line Out; Mode 10	74		dB	
		Line Out; Mode 15	68	57	dB (min)	
		LD5 = RD5 = 0				
Xtalk	Crosstalk	Loudspeaker; P _O = 400mW; f = 1kHz	85		dB	
		Headphone; P _O = 15mW; f = 1kHz	85		dB	
Xtalk Γ _{WU}	Males en Timo	CD5 = 0; C _B = 2.2µF	120		ms	
I WU	Wake-up Time	CD5 = 1; C _B = 2.2µF	230		ms	

Submit Documentation Feedback

Product Folder Links: LM4857



Audio Amplifier Electrical Characteristics $V_{DD} = 3.0V^{(1)(2)}$

The following specifications apply for $V_{DD} = 3.0V$, unless otherwise specified. Limits apply for $T_A = 25$ °C.

Symbol	Parameter	Conditions	LN	M4857	Units
			Typical ⁽³⁾	Limits ⁽⁴⁾⁽⁵⁾	(Limits)
		V _{IN} = 0V, No load; LD5 = RD5 = 0 ⁽⁶⁾			
DD	Supply Current	Mode 1, 6, 11	5.5	9	mA (max)
		Mode 4, 5, 9, 10, 14, 15	4.5	7.5	mA (max)
		Mode 2, 3, 7, 8, 12, 13	11.2	19	mA (max)
SD	Shutdown Current	Mode 0 ⁽⁶⁾	0.06	2.5	μA (max)
2 0	Output Power	LM4857SP Speaker; THD+N = 1%; $f = 1kHz$; 4Ω BTL	530		mW
P _O		Speaker; THD+N = 1%; f = 1kHz; 8Ω BTL	400	320	mW (min)
	Output Power	Headphone; THD+N = 1%; $f = 1kHz$; 32Ω SE	25	20	mW (min)
	Output i owei	Earpiece; THD+N = 1%; f = 1kHz; 32Ω BTL; CD4 = 0	30	22	mW (min)
		Earpiece; THD+N = 1%; $f = 1kHz$; 32Ω BTL; CD4 = 1	30		mW
THD+N	Total Harmonic Distortion Plus Noise	LD5 = RD5 = 0			
		Speaker; P_O = 200mW; f = 1kHz; 8Ω BTL	0.05		%
		Headphone; P_O = 10mW; f = 1kHz; 32 Ω SE	0.04		%
		Earpiece; $P_O=10$ mW; f = 1kHz; 32 Ω BTL; CD4 = 0	0.06		%
		Line Out; $V_O = 1V_{RMS}$; f = 1kHz; 5k Ω SE	0.015		%
,	Offset Voltage	Speaker; LD5 = RD5 = 0	5	40	mV (max)
os /	Oliset Voltage	Earpiece; LD5 = RD5 = 0	5	30	mV (max)
		A-weighted; 0dB gain; ⁽⁷⁾ LD5 = RD5 = 0; All Inputs Terminated			
		Speaker; Mode 2, 3, 7, 8	27		μV
		Speaker; Mode 12, 13	38		μV
		Headphone; Mode 3, 4, 8, 9	10		μV
		Headphone; Mode 13, 14	14		μV
OUT	Output Noise	Headphone; Mode 13, 14 14 Earpiece; Mode 1 13		μV	
		Earpiece; Mode 6	18		μV
		Earpiece; Mode 11	21		μV
		Line Out; Mode 5	11		μV
		Line Out; Mode 10	14		μV
		Line Out; Mode 15	17		μV

(1) All voltages are measured with respect to the GND pin unless otherwise specified.

- (3) Typicals are measured at +25°C and represent the parametric norm.
- (4) Limits are ensured to AOQL (Average Outgoing Quality Level).
- 5) Datasheet min/max specification limits are ensured by design, test, or statistical analysis.
- 6) Shutdown current and supply current are measured in a normal room environment. All digital input pins are connected to I²CV_{DD}.

(7) "0dB gain" refers to the volume control gain setting of M_{IN}, L_{IN}, and R_{IN} set at 0dB.

⁽²⁾ Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not specify specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which specify specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not specified for parameters where no limit is given, however, the typical value is a good indication of device performance.



Audio Amplifier Electrical Characteristics $V_{\text{DD}} = 3.0 V^{(1)(2)}$ (continued)

The following specifications apply for $V_{DD} = 3.0V$, unless otherwise specified. Limits apply for $T_A = 25$ °C.

Symbol	Parameter	Conditions	LN	M4857	Units
		Туј		Limits ⁽⁴⁾⁽⁵⁾	(Limits)
		$ \begin{array}{l} f=217Hz, V_{rip}=200mV_{pp}; \ C_B=2.2\mu F; \\ 0dB \ gain; ^{\{8\}} \\ LD5=RD5=0; \ All \ Audio \ Inputs \ Terminated \end{array} $			
PSRR		Speaker; Mode 2, 3, 7, 8	70		dB
		Speaker; Mode 12, 13,	65	55	dB (min)
		Headphone; Mode 3, 4, 8, 9	87		dB
	Power Supply Rejection Ratio	Headphone; Mode 13, 14	75	62	dB (min)
		Earpiece; Mode1	76		dB
		Earpiece; Mode 6	70		dB
		Earpiece; Mode 11	67	57	dB (min)
		Line Out; Mode 5	88		dB
		Line Out; Mode 10	74		dB
		Line Out; Mode 15	71	58	dB (min)
		LD5 = RD5 = 0			
Xtalk	Crosstalk	Loudspeaker; P _O = 200mW; f = 1kHz	82		dB
		Headphone; P _O = 10mW; f = 1kHz	82		dB
-	Make up Time	CD5 = 0; C _B = 2.2µF	80		ms
Γ _{WU}	Wake-up Time	CD5 = 1; C _B = 2.2µF	140		ms

^{(8) &}quot;0dB gain" refers to the volume control gain setting of M_{IN} , L_{IN} , and R_{IN} set at 0dB.

Product Folder Links: LM4857



Volume Control Electrical Characteristics (1)(2)

The following specifications apply for V_{DD} = 5.0V and V_{DD} = 3.0V, unless otherwise specified. Limits apply for T_A = 25°C.

Symbol	Parameter	Conditions	LN	1 4857	Units
			Typical ⁽³⁾	Limits ⁽⁴⁾⁽⁵⁾	(Limits)
	Stores Valuma Control Bangs	maximum gain setting	6	5.5 6.5	dB (min) dB (max)
	Stereo Volume Control Range	minimum gain setting	-40.5	-41 -40	dB (min) dB (max)
	Mana Valuma Cantral Danga	maximum gain setting	12	11.5 12.5	dB (min) dB (max)
	Mono Volume Control Range Volume Control Step Size Volume Control Step Size From	minimum gain setting	-34.5	-35 -34	dB (min) dB (max)
	Volume Control Step Size		1.5		dB
	Volume Control Step Size Error		+/-0.2	+/-0.5	dB (max)
	Stereo Channel to Channel Gain Mismatch		0.3		dB
	Mismatch	Mode 12, V _{in} = 1V _{RMS}			
	Mute Attenuation	Headphone	85		dB
		Line Out	85	-34 +/-0.5 25 42 75	dB
	L and R Input Impedance	maximum gain setting	33.5		$k\Omega$ (min) $k\Omega$ (max)
	L _{IN} and R _{IN} Input Impedance	minimum gain setting	100	75 125	$k\Omega$ (min) $k\Omega$ (max)
	M _{IN} Input Impedance	maximum gain setting	20	15 25	kΩ (min) kΩ (max)
		minimum gain setting	98	73 123	kΩ (min) kΩ (max)

⁽¹⁾ All voltages are measured with respect to the GND pin unless otherwise specified.

⁽²⁾ Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not specify specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which specify specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not specified for parameters where no limit is given, however, the typical value is a good indication of device performance.

⁽³⁾ Typicals are measured at +25°C and represent the parametric norm.

⁽⁴⁾ Limits are ensured to AOQL (Average Outgoing Quality Level).

⁽⁵⁾ Datasheet min/max specification limits are ensured by design, test, or statistical analysis.



Control Interface Electrical Characteristics (1)(2)

The following specifications apply for $V_{DD} = 5V$ and $V_{DD} = 3V$ and $2.5V \le I^2CV_{DD} \le 5.5V$, unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions	LN	LM4857		
			Typical ⁽³⁾	Limits ⁽⁴⁾⁽⁵⁾	(Limits)	
t ₁	SCL period			2.5	μs (min)	
t ₂	SDA Set-up Time			100	ns (min)	
t ₃	SDA Stable Time			0	ns (min)	
t ₄	Start Condition Time			100	ns (min)	
t ₅	Stop Condition time			100	ns (min)	
V _{IH}	Digital Input High Voltage			0.7 x I ² CVDD	V (min)	
V _{IL}	Digital Input Low Voltage			0.3 x I ² CV _{DD}	V (max)	

- (1) All voltages are measured with respect to the GND pin unless otherwise specified.
- (2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not specify specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which specify specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not specified for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (3) Typicals are measured at +25°C and represent the parametric norm.
- (4) Limits are ensured to AOQL (Average Outgoing Quality Level).
- (5) Datasheet min/max specification limits are ensured by design, test, or statistical analysis.

External Components Description

Com	ponents	Functional Description
1.	C _{IN}	This is the input coupling capacitor. It blocks the DC voltage and couples the input signal to the amplifier's input terminals. C_{IN} also creates a highpass filter with the internal resistor R_i (Input Impedance) at $f_c = 1/(2\pi R_i C_{IN})$.
2.	C _S	This is the supply bypass capacitor. It filters the supply voltage applied to the V_{DD} pin and helps reduce the noise at the V_{DD} pin.
3.	C _B	This is the BYPASS pin capacitor. It filters the V _{DD} / 2 voltage and helps maintain the LM4857's PSRR.
4.	C _{OUT}	This is the output coupling capacitor. It blocks the DC voltage and couples the output signal to the speaker load R_L . C_{OUT} also creates a high pass filter with R_L at $f_O = 1/(2\pi R_L C_{OUT})$.
5.	R _{3D}	This resistor sets the gain of the TI 3D effect. Please refer to the TI 3D ENHANCEMENT section for information on selecting the value of R _{3D} .
6.	C _{3D}	This capacitor sets the frequency at which the TI 3D effect starts to occur. Please refer to the TI 3D ENHANCEMENT section for information on selecting the value of C _{3D} .

Product Folder Links: LM4857



Typical Performance Characteristics (1)




Figure 4. V_{DD} = 5V; LLS, RLS; P_{O} = 400mW; R_{L} = 4 Ω ; Mode 7; 0dB Gain




Figure 6. V_{DD} = 5V; LLS, RLS; f = 1kHz; R_L = 4 Ω ; Mode 7; 0dB Gain




Figure 8. V_{DD} = 5V; LLS, RLS; P_{O} = 400mW; R_{L} = 8 Ω ; Mode 7; 0dB Gain




Figure 5. V_{DD} = 3V; LLS, RLS; P_{O} = 200mW; R_{L} = 4 Ω ; Mode 7; 0dB Gain




Figure 7. V_{DD} = 3V; LLS, RLS; f = 1kHz; R_L = 4 Ω ; Mode 7; 0dB Gain





Figure 9. V_{DD} = 3V; LLS, RLS; P_{O} = 200mW; R_{L} = 8 Ω ; Mode 7; 0dB Gain

"0dB gain" refers to the volume control gain setting of M_{IN} , L_{IN} , and R_{IN} set at 0dB. (1)



Typical Performance Characteristics (1) (continued)



FIGURENCY (Hz) Figure 10. V_{DD} = 5V; LHP, RHP; P_{O} = 15mW; R_{L} = 32 Ω ; Mode 9; 0dB Gain





Figure 12. V_{DD} = 5V; EP; P_O = 15mW; R_L = 32 Ω ; Mode 1; 0dB Gain, CD4 = 0






FIGURE 11. $V_{DD} = 3V$; LHP, RHP; $P_{O} = 10$ mW; $R_{L} = 32\Omega$; Mode 9; 0dB Gain




Figure 13. V_{DD} = 3V; EP; P_O = 10mW; R_L = 32 Ω ; Mode 1; 0dB Gain, CD4 = 0






FIGURE 15. V_{DD} = 3V; LINEOUT; V_{O} = 1 V_{RMS} ; R_{L} = 5k Ω ; Mode 5; 0dB Gain









OUTPUT POWER (W) Figure 18. V_{DD} = 5V; LLS, RLS; f = 1kHz; R_L = 8 Ω ; Mode 7; 0dB Gain





Figure 20. V_{DD} = 5V; LHP, RHP; f = 1kHz; R_L = 32 Ω ; Mode 9; 0dB Gain






Figure 19. $V_{DD} = 3V$; LLS, RLS; f = 1kHz; $R_L = 8\Omega$; Mode 7; 0dB Gain




Figure 21. V_{DD} = 3V; LHP, RHP; f = 1kHz; R_L = 32 Ω ; Mode 9; 0dB Gain











Figure 22. V_{DD} = 5V; EP; f = 1kHz; R_L = 32 Ω ; Mode 1; 0dB Gain; Top-CD4 = 1; Bot-CD4 = 0



FREQUENCY (Hz) Figure 24. V_{DD} = 5V; LLS, RLS; R_{L} = 8 Ω ; 0db Gain; All audio inputs terminated Top-Mode 12, 13; Mid-Mode 2, 3; Bot-Mode 7, 8



FREQUENCY (Hz) Figure 26. V_{DD} = 5V; LHP, RHP; R_L = 32 Ω ; 0db Gain; All audio inputs terminated Top-Mode 13, 14; Mid-Mode 3, 4; Bot-Mode 8, 9



OUTPUT POWER (W) Figure 23. V_{DD} = 3V; EP; f = 1kHz; R_L = 32 Ω ; Mode 1; 0dB Gain






Figure 25. V_{DD} = 3V; LLS, RLS; R_L = 8 Ω ; 0db Gain; All audio inputs terminated Top-Mode 12, 13; Mid-Mode 2, 3; Bot-Mode 7, 8



FREQUENCY (Hz) Figure 27. V_{DD} = 3V; LHP, RHP; R_L = 32 Ω ; 0db Gain; All audio inputs terminated Top-Mode 13, 14; Mid-Mode 3, 4; Bot-Mode 8, 9









FREQUENCY (Hz)


Figure 28. V_{DD} = 5V; EP; R_L = 32 Ω ; 0db Gain; All audio inputs terminated Top-Mode 11; Mid-Mode 6; Bot-Mode 1



FREQUENCY (Hz) Figure 30. V_{DD} = 5V; LINEOUT; R_L = 5k Ω ; 0db Gain; All audio inputs terminated Top-Mode 15; Mid-Mode 10; Bot-Mode 5





 $\begin{array}{c} & \text{FREQUENCY (Hz)} \\ \text{Figure 32. V}_{\text{DD}} = 5\text{V; LLS, RLS; P}_{\text{O}} = 400\text{mW; R}_{\text{L}} = 8\Omega; \\ & \text{Mode 7; 0db Gain; 3D off} \\ & \text{Top-Left to Right; Bot-Right to Left} \end{array}$



FREQUENCY (Hz)


Figure 29. V_{DD} = 3V; EP; R_L = 32 Ω ; 0db Gain; All audio inputs terminated Top-Mode 11; Mid-Mode 6; Bot-Mode 1





FREQUENCY (Hz) Figure 33. V_{DD} = 3V; LLS, RLS; P_{O} = 200mW; R_{L} = 8 Ω ; Mode 7; 0db Gain; 3D off Top-Left to Right; Bot-Right to Left








FIGURE 34. V_{DD} = 5V; LHP, RHP; P_{O} = 15mW; R_{L} = 32 Ω ; Mode 9; 0db Gain; 3D off Top-Left to Right; Bot-Right to Left




Figure 35. V_{DD} = 3V; LHP, RHP; P_{O} = 10mW; R_{L} = 32 Ω ; Mode 9; 0db Gain; 3D off Top-Left to Right; Bot- Right to Left




Figure 36. LLS, RLS; $R_L = 8\Omega$; Mode 2; Full Gain




Figure 37. LLS, RLS; $R_L = 8\Omega$; Mode 7; Full Gain






Figure 38. LHP, RHP; $R_L = 32\Omega$; $C_O = 100\mu F$ Mode 4; Full Gain



FREQUENCY (Hz) Figure 39. LHP, RHP; R_L = 32 Ω ; C_O = 100 μ F Mode 9; Full Gain



Typical Performance Characteristics (1) (continued)



FREQUENCY (Hz) Figure 40. EP; $R_L = 32\Omega$; Mode 1; Full Gain Top-CD4 = 1; Bot-CD4 = 0




Figure 42. LINEOUT; $R_L = 5k\Omega$; $C_O = 2.2\mu F$ Mode 10; Full Gain





Figure 44. LHP, RHP; R_L = 32Ω ; THD+N $\leq 1\%$ Top-V_{DD} = 5V; Bot-V_{DD} = 3V per channel



FREQUENCY (Hz) Figure 41. LINEOUT; R_L = 5k Ω ; C_O = 2.2 μ F Mode 5; Full Gain




Figure 43. LLS, RLS; $R_L = 8\Omega$; THD+N $\leq 1\%$ Top-V_{DD} = 5V; Bot-V_{DD} = 3V per channel






Figure 45. EP; $R_L = 32\Omega$; THD+N $\leq 1\%$ Top-V_{DD} = 5V; Bot-V_{DD} = 3V



Typical Performance Characteristics (1) (continued)



 $\begin{array}{c} \text{LOAD RESISTANCE }(\Omega) \\ \textbf{Figure 46. LLS, RLS; R}_{L} = 8\Omega; \\ \textbf{Top-V}_{DD} = 5\text{V, }10\% \text{ THD+N; Topmid-V}_{DD} = 5\text{V, }1\% \text{ THD+N;} \\ \textbf{Botmid-V}_{DD} = 3\text{V, }10\% \text{ THD+N; Bot-V}_{DD} = 3\text{V, }1\% \text{ THD+N} \end{array}$



LOAD RESISTANCE (Ω) Figure 47. LHP, RHP; R_L = 32 Ω ; Top-V_{DD} = 5V, 10% THD+N; Topmid-V_{DD} = 5V, 1% THD+N; Botmid-V_{DD} = 3V, 10% THD+N; Bot-V_{DD} = 3V, 1% THD+N




Figure 48. EP; $R_L = 32\Omega$; CD4 = 0 Top- $V_{DD} = 5V$, 10% THD+N; Topmid- $V_{DD} = 5V$, 1% THD+N; Botmid- $V_{DD} = 3V$, 10% THD+N; Bot- $V_{DD} = 3V$, 1% THD+N




Figure 49. EP; $R_L = 32\Omega$; CD4 = 1 Top- $V_{DD} = 5V$, 10% THD+N; Topmid- $V_{DD} = 5V$, 1% THD+N; Botmid- $V_{DD} = 3V$, 10% THD+N; Bot- $V_{DD} = 3V$, 1% THD+N




Figure 50. LLS, RLS; $R_L = 8\Omega$; Top-10% THD+N; Bot-1% THD+N





Figure 51. LHP, RHP; $R_L = 32\Omega$; Top-10% THD+N; Bot-1% THD+N



Typical Performance Characteristics (1) (continued) Output Power



SUPPLY VOLTAGE (V) Figure 52. EP; $R_L=32\Omega$; Top–10% THD+N; CD4 = 1; Topmid–1% THD+N, CD4 = 1 Botmid–10% THD+N; CD4 = 0; Bot–1% THD+N, CD4 = 0



APPLICATION INFORMATION




Figure 53. I²C Bus Format




Figure 54. I²C Timing Diagram

Table 1. Chip Address

	A7	A6	A5	A4	А3	A2	A1	Α0
Chip Address	1	1	1	1	1	0	EC	0
ADR = 0	1	1	1	1	1	0	0	0
ADR = 1	1	1	1	1	1	0	1	0

Table 2. Control Registers

	D7	D6	D5	D4	D3	D2	D1	D0
Mono Volume control	0	0	0	MD4	MD3	MD2	MD1	MD0
Left Volume control	0	1	LD5	LD4	LD3	LD2	LD1	LD0
Right Volume control	1	0	RD5	RD4	RD3	RD2	RD1	RD0
Mode control	1	1	CD5	CD4	CD3	CD2	CD1	CD0

Table 3. Mono Volume Control

MD4	MD3	MD2	MD1	MD0	Gain (dB)
0	0	0	0	0	-34.5
0	0	0	0	1	-33.0
0	0	0	1	0	-31.5
0	0	0	1	1	-30.0
0	0	1	0	0	-28.5
0	0	1	0	1	-27.0
0	0	1	1	0	-25.5
0	0	1	1	1	-24.0
0	1	0	0	0	-22.5
0	1	0	0	1	-21.0
0	1	0	1	0	-19.5
0	1	0	1	1	-18.0

Copyright © 2003–2013, Texas Instruments Incorporated



Table 3. Mono Volume Control (continued)

MD4	MD3	MD2	MD1	MD0	Gain (dB)
0	1	1	0	0	-16.5
0	1	1	0	1	-15.0
0	1	1	1	0	-13.5
0	1	1	1	1	-12.0
1	0	0	0	0	-10.5
1	0	0	0	1	-9.0
1	0	0	1	0	-7.5
1	0	0	1	1	-6.0
1	0	1	0	0	-4.5
1	0	1	0	1	-3.0
1	0	1	1	0	-1.5
1	0	1	1	1	0.0
1	1	0	0	0	1.5
1	1	0	0	1	3.0
1	1	0	1	0	4.5
1	1	0	1	1	6.0
1	1	1	0	0	7.5
1	1	1	0	1	9.0
1	1	1	1	0	10.5
1	1	1	1	1	12.0

Table 4. Stereo Volume Control

LD4//RD4	LD3//RD3	LD2//RD2	LD1//RD1	LD0//RD0	Gain (dB)
0	0	0	0	0	-40.5
0	0	0	0	1	-39.0
0	0	0	1	0	-37.5
0	0	0	1	1	-36.0
0	0	1	0	0	-34.5
0	0	1	0	1	-33.0
0	0	1	1	0	-31.5
0	0	1	1	1	-30.0
0	1	0	0	0	-28.5
0	1	0	0	1	-27.0
0	1	0	1	0	-25.5
0	1	0	1	1	-24.0
0	1	1	0	0	-22.5
0	1	1	0	1	-21.0
0	1	1	1	0	-19.5
0	1	1	1	1	-18.0
1	0	0	0	0	-16.5
1	0	0	0	1	-15.0
1	0	0	1	0	-13.5
1	0	0	1	1	-12.0
1	0	1	0	0	-10.5
1	0	1	0	1	-9.0
1	0	1	1	0	-7.5
1	0	1	1	1	-6.0

Submit Documentation Feedback

Copyright © 2003–2013, Texas Instruments Incorporated



Table 4. Stereo Volume Control (continued)

LD4//RD4	LD3//RD3	LD2//RD2	LD1//RD1	LD0//RD0	Gain (dB)
1	1	0	0	0	-4.5
1	1	0	0	1	-3.0
1	1	0	1	0	-1.5
1	1	0	1	1	0.0
1	1	1	0	0	1.5
1	1	1	0	1	3.0
1	1	1	1	0	4.5
1	1	1	1	1	6.0

Table 5. Mixer and Output Mode Control

Mode	CD3	CD2	CD1	CD	Mono	Mono Ea	rpiece	Loudspeaker	Loudspeaker	Headphone	Headphone
				0	Line Out	(CD4 = 0)	(CD4 = 1)	L	R	L	R
0	0	0	0	0	SD	SD	SD	SD	SD	SD	SD
1	0	0	0	1	MUTE	(G _M x M)	2(G _M x M)	SD	SD	MUTE	MUTE
2	0	0	1	0	MUTE	SD	SD	2(G _M x M)	2(G _M x M)	MUTE	MUTE
3	0	0	1	1	MUTE	SD	SD	2(G _M x M)	2(G _M x M)	(G _M x M)	(G _M x M)
4	0	1	0	0	MUTE	SD	SD	SD	SD	(G _M x M)	(G _M x M)
5	0	1	0	1	(G _M x M)	SD	SD	SD	SD	MUTE	MUTE
6	0	1	1	0	MUTE	(G _L x L) + (G _R x R)	2(G _L x L) + 2(G _R x R)	SD	SD	MUTE	MUTE
7	0	1	1	1	MUTE	SD	SD	2(G _L x L)	2(G _R x R)	MUTE	MUTE
8	1	0	0	0	MUTE	SD	SD	2(G _L x L)	2(G _R x R)	(G _L x L)	(G _R x R)
9	1	0	0	1	MUTE	SD	SD	SD	SD	(G _L x L)	(G _R x R)
10	1	0	1	0	(G _L x L) + (G _R x R)	SD	SD	SD	SD	MUTE	MUTE
11	1	0	1	1	MUTE	(G _M x M) + (G _L x L) + (G _R x R)	2(G _M x M) + 2(G _L x L) +2(G _R x R)	SD	SD	MUTE	MUTE
12	1	1	0	0	MUTE	SD	SD	2(G _L x L) + 2(G _M x M)	2(G _R x R) + 2(G _M x M)	MUTE	MUTE
13	1	1	0	1	MUTE	SD	SD	2(G _L x L) + 2(G _M x M)	2(G _R x R) + 2(G _M x M)	(G _L x L) + (G _M x M)	(G _R x R) + (G _M x M)
14	1	1	1	0	MUTE	SD	SD	SD	SD	(G _L x L) + (G _M x M)	(G _R x R) + (G _M x M)
15	1	1	1	1	(G _M x M) +(G _L x L) +(G _R x R)	SD	SD	SD	SD	MUTE	MUTE

Table 6. TI 3D Enhancement

LD5	0	Loudspeaker TI 3D Off
LDS	1	Loudspeaker TI 3D On
555	0	Headphone TI 3D Off
RD5	1	Headphone TI 3D On

Product Folder Links: LM4857



Table 7. Wake-up Time Select

CDE	0	Fast Wake-up Setting
CD5	1	Slow Wake-up Setting

Table 8. Earpiece Amplifier Gain Select

CD4	0	0dB Earpiece Output Stage Gain Setting
CD4	1	6dB Earpiece Output Stage Gain Setting

I²C COMPATIBLE INTERFACE

The LM4857 uses a serial bus, which conforms to the I²C protocol, to control the chip's functions with two wires: clock (SCL) and data (SDA). The clock line is uni-directional. The data line is bi-directional (open-collector). The maximum clock frequency specified by the I²C standard is 400kHz. In this discussion, the master is the controlling microcontroller and the slave is the LM4857.

The I²C address for the LM4857 is determined using the ADR pin. The LM4857's two possible I²C chip addresses are of the form 111110 X_1 0 (binary), where $X_1 = 0$, if ADR is logic low; and $X_1 = 1$, if ADR is logic high. If the I²C interface is used to address a number of chips in a system, the LM4857's chip address can be changed to avoid any possible address conflicts.

The bus format for the I²C interface is shown in Figure 53. The bus format diagram is broken up into six major sections:

The "start" signal is generated by lowering the data signal while the clock signal is high. The start signal will alert all devices attached to the I²C bus to check the incoming address against their own address.

The 8-bit chip address is sent next, most significant bit first. The data is latched in on the rising edge of the clock. Each address bit must be stable while the clock level is high.

After the last bit of the address bit is sent, the master releases the data line high (through a pull-up resistor). Then the master sends an acknowledge clock pulse. If the LM4857 has received the address correctly, then it holds the data line low during the clock pulse. If the data line is not held low during the acknowledge clock pulse, then the master should abort the rest of the data transfer to the LM4857.

The 8 bits of data are sent next, most significant bit first. Each data bit should be valid while the clock level is stable high.

After the data byte is sent, the master must check for another acknowledge to see if the LM4857 received the data.

If the master has more data bytes to send to the LM4857, then the master can repeat the previous two steps until all data bytes have been sent.

The "stop" signal ends the transfer. To signal "stop", the data signal goes high while the clock signal is high. The data line should be held high when not in use.

I²C INTERFACE POWER SUPPLY PIN (I²CV_{DD})

The LM4857's I^2C interface is powered up through the I^2CV_{DD} pin. The LM4857's I^2C interface operates at a voltage level set by the I^2CV_{DD} pin which can be set independent to that of the main power supply pin V_{DD} . This is ideal whenever logic levels for the I^2C interface are dictated by a microcontroller or microprocessor that is operating at a lower supply voltage than the main battery of a portable system.

TI 3D ENHANCEMENT

The LM4857 features a 3D audio enhancement effect that widens the perceived soundstage from a stereo audio signal. The 3D audio enhancement improves the apparent stereo channel separation whenever the left and right speakers are too close to one another, due to system size constraints or equipment limitations.

An external RC network, shown in Figure 1, is required to enable the 3D effect. There are separate RC networks for both the stereo loudspeaker outputs as well as the stereo headphone outputs, so the 3D effect can be set independently for each set of stereo outputs.

Product Folder Links: LM4857



The amount of the 3D effect is set by the R_{3D} resistor. Decreasing the value of R_{3D} will increase the 3D effect. The C_{3D} capacitor sets the low cutoff frequency of the 3D effect. Increasing the value of C_{3D} will decrease the low cutoff frequency at which the 3D effect starts to occur, as shown by Equation 1.

$$f_{3D(-3dB)} = 1 / 2\pi(R_{3D})(C_{3D})$$
 (1)

Activating the 3D effect will cause an increase in gain by a multiplication factor of $(1 + 9k\Omega/R_{3D})$. Setting R_{3D} to $9k\Omega$ will result in a gain increase by a multiplication factor of $(1 + 9k\Omega/9k\Omega) = 2$ or 6dB whenever the 3D effect is activated. The volume control can be programmed through the I^2C compatible interface to compensate for the extra 6dB increase in gain. For example, if the stereo volume control is set at 0dB (11011 from Table 4) before the 3D effect is activated, the volume control should be programmed to -6dB (10111 from Table 4) immediately after the 3D effect has been activated. Setting $R_{3D} = 20k\Omega$ and $C_{3D} = 0.22\mu F$ allows the LM4857 to produce a pronounced 3D effect with a minimal increase in output noise.

EXPOSED-DAP MOUNTING CONSIDERATIONS

The LM4857's exposed-DAP (die attach paddle) package (UQFN) provides a low thermal resistance between the die and the PCB to which the part is mounted and soldered. This allows rapid heat transfer from the die to the surrounding PCB copper area heatsink, copper traces, ground plane, and finally, surrounding air. The result is a low voltage audio power amplifier that produces 1.6W dissipation in a 4Ω load at \leq 1% THD+N and over 1.8W in a 3Ω load at 10% THD+N. This high power is achieved through careful consideration of necessary thermal design. Failing to optimize thermal design may compromise the LM4857's high power performance and activate unwanted, though necessary, thermal shutdown protection.

The UQFN package must have its DAP soldered to a copper pad on the PCB. The DAP's PCB copper pad is then, ideally, connected to a large plane of continuous unbroken copper. This plane forms a thermal mass, heat sink, and radiation area. Place the heat sink area on either outside plane in the case of a two-sided or multi-layer PCB. (The heat sink area can also be placed on an inner layer of a multi-layer board. The thermal resistance, however, will be higher.) Connect the DAP copper pad to the inner layer or backside copper heat sink area with 9 (3 X 3) (UQFN) vias. The via diameter should be 0.012in - 0.013in with a 1.27mm pitch. Ensure efficient thermal conductivity by plugging and tenting the vias with plating and solder mask, respectively.

Best thermal performance is achieved with the largest practical copper heat sink area. If the heatsink and amplifier share the same PCB layer, a nominal 2in^2 area is necessary for 5V operation with a 4Ω load. Heatsink areas not placed on the same PCB layer as the LM4857 should be 4in^2 for the same supply voltage and load resistance. The last two area recommendations apply for 25°C ambient temperature. Increase the area to compensate for ambient temperatures above 25°C. In all circumstances and under all conditions, the junction temperature must be held below 150°C to prevent activating the LM4857's thermal shutdown protection. An example PCB layout for the exposed-DAP UQFN package is shown in the **Demonstration Board Layout** section. Information on the UQFN style package is provided in the AN-1187 Application Report (literature number SNOA401).

PCB LAYOUT AND SUPPLY REGULATION CONSIDERATIONS FOR DRIVING 3Ω AND 4Ω LOADS

Power dissipated by a load is a function of the voltage swing across the load and the load's impedance. As load impedance decreases, load dissipation becomes increasingly dependent on the interconnect (PCB trace and wire) resistance between the amplifier output pins and the load's connections. Residual trace resistance causes a voltage drop, which results in power dissipated in the trace and not in the load as desired. For example, 0.1Ω trace resistance reduces the output power dissipated by a 4Ω load from 1.6W to 1.5W. The problem of decreased load dissipation is exacerbated as load impedance decreases. Therefore, to maintain the highest load dissipation and widest output voltage swing, PCB traces that connect the output pins to a load must be as wide as possible.

Poor power supply regulation adversely affects maximum output power. A poorly regulated supply's output voltage decreases with increasing load current. Reduced supply voltage causes decreased headroom, output signal clipping, and reduced output power. Even with tightly regulated supplies, trace resistance creates the same effects as poor supply regulation. Therefore, making the power supply traces as wide as possible helps maintain full output voltage swing.



BRIDGE CONFIGURATION EXPLANATION

The LM4857 consists of three sets of a bridged-tied amplifier pairs that drive the left loudspeaker (LLS), the right loudspeaker (RLS), and the mono earpiece (EP). For this discussion, only the LLS bridge-tied amplifier pair will be referred to. The LM4857 drives a load, such as a speaker, connected between outputs, LLS+ and LLS-. In the LLS amplifier block, the output of the amplifier that drives LLS- serves as the input to the unity gain inverting amplifier that drives LLS+.

This results in both amplifiers producing signals identical in magnitude, but 180° out of phase. Taking advantage of this phase difference, a load is placed between LLS- and LLS+ and driven differentially (commonly referred to as 'bridge mode'). This results in a differential or BTL gain of:

$$A_{VD} = 2(R_f / R_i) = 2$$
 (2)

Both the feedback resistor, R_f, and the input resistor, R_i, are internally set.

Bridge mode amplifiers are different from single-ended amplifiers that drive loads connected between a single amplifier's output and ground. For a given supply voltage, bridge mode has a distinct advantage over the singleended configuration: its differential output doubles the voltage swing across the load. Theoretically, this produces four times the output power when compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited and that the output signal is not clipped.

Another advantage of the differential bridge output is no net DC voltage across the load. This is accomplished by biasing LLS- and LLS+ outputs at half-supply. This eliminates the coupling capacitor that single supply, singleended amplifiers require. Eliminating an output coupling capacitor in a typical single-ended configuration forces a single-supply amplifier's half-supply bias voltage across the load. This increases internal IC power dissipation and may permanently damage loads such as speakers.

POWER DISSIPATION

Power dissipation is a major concern when designing a successful single-ended or bridged amplifier.

A direct consequence of the increased power delivered to the load by a bridge amplifier is higher internal power dissipation. The LM4857 has 3 sets of bridged-tied amplifier pairs driving LLS, RLS, and EP. The maximum internal power dissipation operating in the bridge mode is twice that of a single-ended amplifier. From Equation 3 and Equation 4, assuming a 5V power supply and an 8Ω load, the maximum power dissipation for LLS and RLS is 634mW per channel. From Equation 5, assuming a 5V power supply and a 32 Ω load, the maximum power dissipation for EP is 158mW.

$$P_{DMAX-LLS} = 4(V_{DD})^2 I (2\pi^2 R_L): Bridged$$
 (3)

$$P_{DMAX-RLS} = 4(V_{DD})^2 I (2\pi^2 R_L): Bridged$$
 (4)

$$P_{DMAX-FP} = 4(V_{DD})^2 / (2\pi^2 R_1)$$
: Bridged (5)

The LM4857 also has 3 sets of single-ended amplifiers driving LHP, RHP, and LINEOUT. The maximum internal power dissipation for ROUT and LOUT is given by Equation 6 and Equation 7. From Equation 6 and Equation 7, assuming a 5V power supply and a 32Ω load, the maximum power dissipation for LOUT and ROUT is 40mW per channel. From Equation 8, assuming a 5V power supply and a $5k\Omega$ load, the maximum power dissipation for LINEOUT is negligible.

$$P_{DMAX-LHP} = (V_{DD})^2 / (2\pi^2 R_L): Single-ended$$
 (6)

$$P_{DMAX-RHP} = (V_{DD})^2 / (2\pi^2 R_L): Single-ended$$
 (7)

Product Folder Links: LM4857



$$P_{DMAX-LINE} = (V_{DD})^2 / (2\pi^2 R_L): Single-ended$$
 (8)

The maximum internal power dissipation of the LM4857 occurs during output modes 3, 8, and 13 when both loudspeaker and headphone amplifiers are simultaneously on; and is given by Equation 9.

$$P_{DMAX-TOTAL} = P_{DMAX-LLS} + P_{DMAX-RLS} + P_{DMAX-LHP} + P_{DMAX-RHP}$$
(9)

The maximum power dissipation point given by Equation 9 must not exceed the power dissipation given by Equation 10:

$$P_{DMAX}' = (T_{JMAX} - T_A) / \theta_{JA}$$

$$(10)$$

The LM4857's $T_{JMAX} = 150^{\circ}\text{C}$. In the DSBGA package, the LM4857's θ_{JA} is 62°C/W. At any given ambient temperature T_A , use Equation 10 to find the maximum internal power dissipation supported by the IC packaging. Rearranging Equation 10 and substituting $P_{DMAX-TOTAL}$ for P_{DMAX} ' results in Equation 11. This equation gives the maximum ambient temperature that still allows maximum stereo power dissipation without violating the LM4857's maximum junction temperature.

$$T_{A} = T_{JMAX} - P_{DMAX-TOTAL} \theta_{JA}$$
 (11)

For a typical application with a 5V power supply, stereo 8Ω loudspeaker load, and the stereo 32Ω headphone load, the maximum ambient temperature that allows maximum stereo power dissipation without exceeding the maximum junction temperature is approximately 66.4° C for the DSBGA package.

$$T_{\text{JMAX}} = P_{\text{DMAX-TOTAL}} \theta_{\text{JA}} + T_{\text{A}} \tag{12}$$

Equation 12 gives the maximum junction temperature T_{JMAX}. If the result violates the LM4857's 150°C, reduce the maximum junction temperature by reducing the power supply voltage or increasing the load resistance. Further allowance should be made for increased ambient temperatures.

The above examples assume that a device is a surface mount part operating around the maximum power dissipation point. Since internal power dissipation is a function of output power, higher ambient temperatures are allowed as output power or duty cycle decreases. If the result of Equation 9 is greater than that of Equation 10, then decrease the supply voltage, increase the load impedance, or reduce the ambient temperature. If these measures are insufficient, a heat sink can be added to reduce θ_{JA} . The heat sink can be created using additional copper area around the package, with connections to the ground pin(s), supply pin and amplifier output pins. External, solder attached SMT heatsinks such as the Thermalloy 7106D can also improve power dissipation. When adding a heat sink, the θ_{JA} is the sum of θ_{JC} , θ_{CS} , and θ_{SA} . (θ_{JC} is the junction-to-case thermal impedance, θ_{CS} is the case-to-sink thermal impedance, and θ_{SA} is the sink-to-ambient thermal impedance.) Refer to the Typical Performance Characteristics ⁽¹⁾ curves for power dissipation information at lower output power levels.

POWER SUPPLY BYPASSING

As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. Applications that employ a 5V regulator typically use a $10\mu\text{F}$ in parallel with a $0.1\mu\text{F}$ filter capacitors to stabilize the regulator's output, reduce noise on the supply line, and improve the supply's transient response. However, their presence does not eliminate the need for a local $1.0\mu\text{F}$ tantalum bypass capacitance connected between the LM4857's supply pins and ground. Keep the length of leads and traces that connect capacitors between the LM4857's power supply pin and ground as short as possible.

(1) "0dB gain" refers to the volume control gain setting of M_{IN}, L_{IN}, and R_{IN} set at 0dB.



SELECTING EXTERNAL COMPONENTS

Input Capacitor Value Selection

Amplifying the lowest audio frequencies requires a high value input coupling capacitor (C_i in Figure 1). In many cases, however, the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 50Hz. Applications using speakers with this limited frequency response reap little improvement; by using a large input capacitor.

The internal input resistor (R_i) and the input capacitor (C_i) produce a high pass filter cutoff frequency that is found using Equation 13.

$$f_c = 1 / (2\pi R_i C_i) \tag{13}$$

As an example when using a speaker with a low frequency limit of 50Hz and R_i = 20k Ω , C_i , using Equation 13 is 0.19 μ F. The 0.22 μ F C_i shown in Figure 55 allows the LM4857 to drive high efficiency, full range speaker whose response extends below 40Hz.

Output Capacitor Value Selection

Amplifying the lowest audio frequencies also requires the use of a high value output coupling capacitor (C_O in Figure 1). A high value output capacitor can be expensive and may compromise space efficiency in portable design.

The speaker load (R_L) and the output capacitor (C_O) form a high pass filter with a low cutoff frequency determined using Equation 14.

$$f_c = 1 / (2\pi R_L C_O)$$
 (14)

When using a typical headphone load of $R_1 = 32\Omega$ with a low frequency limit of 50Hz, C_0 is 99µF.

The $100\mu F$ C_O shown in Figure 55 allows the LM4857 to drive a headphone whose frequency response extends below 50Hz.

Bypass Capacitor Value Selection

Besides minimizing the input capacitor size, careful consideration should be paid to value of C_B , the capacitor connected to the BYPASS pin. Since C_B determines how fast the LM4857 settles to quiescent operation, its value is critical when minimizing turn-on pops. The slower the LM4857's outputs ramp to their quiescent DC voltage (nominally $V_{DD}/2$), the smaller the turn-on pop. Choosing C_B equal to 2.2 μ F along with a small value of C_i (in the range of 0.1 μ F to 0.39 μ F), produces a click-less and pop-less shutdown function. As discussed above, choosing C_i no larger than necessary for the desired bandwidth helps minimize clicks and pops. C_B 's value should be in the range of 5 times to 10 times the value of C_i . This ensures that output transients are eliminated when the LM4857 transitions in and out of shutdown mode. Connecting a 2.2 μ F capacitor, C_B , between the BYPASS pin and ground improves the internal bias voltage's stability and improves the amplifier's PSRR. The PSRR improvements increase as the bypass pin capacitor value increases. However, increasing the value of C_B will increase wake-up time. The selection of bypass capacitor value, C_B , depends on desired PSRR requirements, click and pop performance, wake-up time, system cost, and size constraints.






Figure 55. Reference Design Board Schematic



Demonstration Board DSBGA PCB Layout




Figure 56. Recommended DSBGA PCB Layout: Top Silkscreen




Figure 57. Recommended DSBGA PCB Layout: Top Layer






Figure 58. Recommended DSBGA PCB Layout: Inner Layer 1




Figure 59. Recommended DSBGA PCB Layout: Inner Layer 2






Figure 60. Recommended DSBGA PCB Layout: Bottom Layer

Demonstration Board UQFN PCB Layout




Figure 61. Recommended UQFN PCB Layout: Top Over Layer






Figure 62. Recommended UQFN PCB Layout: Top Layer




Figure 63. Recommended UQFN PCB Layout: Mid Layer






Figure 64. Recommended UQFN PCB Layout: Bottom Layer

Revision History

Rev	Date	Description
1.1	6/03/05	Changed the numerical value of 20 into 9 in the last paragraph of "NATIONAL 3D ENHANCEMENT (per Alvin F.), then re-released D/S to the WEB. (MC)
1.2	6/07/05	Deleted all references on GR pkg (GR pkgs on HOLD) per Kevin Chen, then re-WEBd the D/S. (MC)
С	4/19/2013	Changed layout of National Data Sheet to TI format

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
LM4857SP/NOPB	Active	Production	UQFN (NJD) 28	1000 LARGE T&R	Yes	SN	(5) Level-1-260C-UNLIM	-40 to 85	L4857SP
LM4857SP/NOPB.A	Active	Production	UQFN (NJD) 28	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	L4857SP

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Aug-2025

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ĺ	LM4857SP/NOPB	UQFN	NJD	28	1000	177.8	12.4	5.3	5.3	1.3	8.0	12.0	Q1


PACKAGE MATERIALS INFORMATION

www.ti.com 1-Aug-2025



*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	LM4857SP/NOPB	UQFN	NJD	28	1000	208.0	191.0	35.0	





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025