











LM5010A, LM5010A-Q1

SNVS376F-OCTOBER 2005-REVISED MAY 2016

LM5010A, LM5010A-Q1 High-Voltage 1-A Step-Down Switching Regulator

Features

- LM5010A-Q1 Qualified for Automotive **Applications**
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
 - Device Temperature Grade 0: –40°C to 150°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level 2
 - Device CDM ESD Classification Level C5
- Wide 6-V to 75-V Input Voltage Range
- Valley Current Limit at 1.25 A
- Programmable Switching Frequency Up To 1 MHz
- Integrated 80-V N-Channel Buck Switch
- Integrated High Voltage Bias Regulator
- No Loop Compensation Required
- **Ultra-Fast Transient Response**
- Nearly Constant Operating Frequency With Line and Load Variations
- Adjustable Output Voltage
- 2.5-V, ±2% Feedback Reference
- Programmable Soft-Start
- Thermal Shutdown
- Exposed Thermal Pad for Improved Heat Dissipation

2 Applications

- Non-Isolated Telecommunications Regulators
- Secondary Side Post Regulators
- **Automotive Electronics**

Description


The LM5010Ax step-down switching regulator is an enhanced version of the LM5010 with the input operating range extended to 6-V minimum. The LM5010Ax features all the functions needed to implement a low-cost, efficient, buck regulator capable of supplying in excess of 1-A load current. This high-voltage regulator integrates an N-Channel Buck Switch, and is available in thermally enhanced 10-pin WSON and 14-pin HTSSOP packages. The constant ON-time regulation scheme requires no loop compensation resulting in fast load transient response and simplified circuit implementation. The operating frequency remains constant with line and load variations due to the inverse relationship between the input voltage and the ON-time. The valley current limit detection is set at 1.25 A. Additional features include: VCC undervoltage lockout, thermal shutdown, gate drive undervoltage lockout, and maximum duty cycle limiter.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LME010Av	WSON (10)	4.00 mm × 4.00 mm
LM5010Ax	HTSSOP (14)	4.40 mm × 5.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Basic Step-Down Regulator



Copyright © 2016, Texas Instruments Incorporated



Table of Contents

1	Features 1		7.3 Feature Description	
2	Applications 1		7.4 Device Functional Modes	13
3	Description 1	8	Application and Implementation	14
4	Revision History2		8.1 Application Information	14
5	Pin Configuration and Functions		8.2 Typical Application	14
6	Specifications4		8.3 Do's and Don'ts	
•	6.1 Absolute Maximum Ratings	9	Power Supply Recommendations	<mark>2</mark> 1
	6.2 ESD Ratings: LM5010A	10	Layout	<mark>2</mark> 1
	6.3 ESD Ratings: LM5010A-Q1, LM5010-Q0		10.1 Layout Guidelines	21
	6.4 Recommended Operating Conditions		10.2 Layout Example	22
	6.5 Thermal Information	11	Device and Documentation Support	23
	6.6 Electrical Characteristics		11.1 Related Links	23
	6.7 Switching Characteristics		11.2 Community Resources	23
	6.8 Typical Characteristics		11.3 Trademarks	23
7	Detailed Description 9		11.4 Electrostatic Discharge Caution	23
-	7.1 Overview9		11.5 Glossary	23
	7.2 Functional Block Diagram9	12	Mechanical, Packaging, and Orderable Information	23

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (February 2013) to Revision F

Page


Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section

Changes from Revision D (February 2013) to Revision E

Page



5 Pin Configuration and Functions



Pin Functions

	PIN			
NAME	WSON	HTSSOP	1/0	DESCRIPTION
BST	2	3	I	Boost pin for bootstrap capacitor: Connect a capacitor from SW to the BST pin. The capacitor is charged from VCC through an internal diode during the buck switch OFF-time.
EP		_	_	Exposed pad
FB	6	9	I	Voltage feedback input from the regulated output: Input to both the regulation and overvoltage comparators. The FB pin regulation level is 2.5 V.
I _{SEN}	3	4	I	Current sense: During the buck switch OFF-time, the inductor current flows through the internal sense resistor, and out of the ISEN pin to the free-wheeling diode. The current limit comparator keeps the buck switch off if the ISEN current exceeds 1.25 A (typical).
NC	_	1, 7, 8, 14	_	No connection. Can be connected to ground plane to improve heat dissipation.
R _{ON} /SD	8	11	I	ON-time control and shutdown: An external resistor from VIN to this pin sets the buck switch ON-time. Grounding this pin shuts down the regulator.
RTN	5	6	_	Circuit ground: Ground return for all internal circuitry other than the current sense resistor.
S _{GND}	4	5	_	Sense ground: Recirculating current flows into this pin to the current sense resistor.
SS	7	10	I	Soft start: An internal 11.5-µA current source charges the SS pin capacitor to 2.5 V to softstart the reference input of the regulation comparator.
SW	1	2	0	Switching node: Internally connected to the buck switch source. Connect to the inductor, free-wheeling diode, and bootstrap capacitor.
VCC	9	12	I	Output of the bias regulator: The voltage at VCC is nominally equal to V_{IN} for $V_{IN} < 8.9$ V, and regulated at 7 V for $V_{IN} > 8.9$ V. Connect a 0.47- μ F, or larger capacitor from VCC to ground, as close as possible to the pins. An external voltage can be applied to this pin to reduce internal dissipation if V_{IN} is greater than 8.9 V. MOSFET body diodes clamp VCC to V_{IN} if $V_{CC} > V_{IN}$.
VIN	10	13	I	Input supply: Nominal input range is 6 V to 75 V. Input bypass capacitors should be located as close as possible to the VIN pin and RTN pin.

Copyright © 2005–2016, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
VIN	6	75	V
VIN to RTN	-0.3	76	V
BST to RTN	-0.3	90	V
SW to RTN (steady state)		-1.5	V
BST to VCC		76	V
BST to SW		14	V
VCC to RTN	-0.3	14	V
S _{GND} to RTN	-0.3	0.3	V
SS to RTN	-0.3	4	V
VIN to SW		76	V
All other inputs to RTN	-0.3	7	V
Lead temperature (soldering, 4 sec) ⁽²⁾		260	°C
Junction temperature (LM5010A, Q1,Q0)	-40	150	°C
Storage temperature, T _{stg}	–65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings: LM5010A

			VALUE	UNIT
V	Clastrostatia diasharas	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 ESD Ratings: LM5010A-Q1, LM5010-Q0

			VALUE	UNIT
V Electronic d'estrence		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾⁽²⁾	±2000	\/
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011 (3)	±750	v

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V_{IN}	Input voltage		6	75	V
Io	Output current			1	Α
Ext-V _{CC}	External bias voltage ⁽¹⁾		8	13	V
- 0		LM5010A	-40	125	°C
IJ	Operating junction temperature	LM5010A-Q1, LM5010-Q0	-40	150	°C

(1) V_{CC} provides bias for the internal gate drive and control circuits. Device thermal limitations limit external loading.

Submit Documentation Feedback

Copyright © 2005–2016, Texas Instruments Incorporated

⁽²⁾ For detailed information on soldering plastic HTSSOP and WSON packages, see Mechanical, Packaging, and Orderable Information.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ Level listed above is the passing level per ANSI/ESDA/JEDEC JS-001. JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

⁽³⁾ Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.



6.5 Thermal Information

		LM5010A, I		
	THERMAL METRIC ⁽¹⁾	DPR (WSON)	PWP (HTSSOP)	UNIT
		10 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	36	41.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	31.9	26.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	13.2	22.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	0.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	13.5	22.2	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	3	3.3	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.6 Electrical Characteristics

Typical values correspond to T_J = 25°C, minimum and maximum limits apply over T_J = -40°C to 125°C, V_{IN} = 48 V, and R_{ON} = 200 k Ω (unless otherwise noted).⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{CC} REGI	JLATOR					
V _{CC} Reg	VCC regulated output		6.6	7	7.4	V
	V _{IN} - V _{CC}	$I_{CC} = 0$ mA, $F_S < 200$ kHz, $6 \text{ V} \le V_{IN} \le 8.5 \text{ V}$		100		mV
	V _{CC} Bypass threshold	V _{IN} increasing		8.9		V
	V _{CC} Bypass hysteresis	V _{IN} decreasing		260		mV
		V _{IN} = 6 V		55		
	V_{CC} Output impedance (0 mA \leq $I_{CC} \leq$ 5 mA)	V _{IN} = 8 V		50		Ω
	(0 1111 (= 100 = 0 1111 ()	V _{IN} = 48 V		0.21		
	V _{CC} Current limit	V _{IN} = 48 V, V _{CC} = 0 V		15		mA
UVLO _{VCC}	V _{CC} undervoltage lockout threshold	V _{CC} increasing		5.25		V
	UVLO _{VCC} hysteresis	V _{CC} decreasing		180		mV
	UVLO _{VCC} filter delay	100 mV overdrive		3		μs
	I _{IN} Operating current	Non-switching, FB = 3 V		675	950	μA
	I _{IN} Shutdown current	$R_{ON}/SD = 0 V$		100	200	μA
SOFT-ST	ART PIN	•				
I _{SS}	Internal current source		8	11.5	15	μA
CURREN	T LIMIT					
I _{LIM}	Threshold	Current out of I _{SEN}	1	1.25	1.5	Α
	Resistance from I _{SEN} to S _{GND}			130		mΩ
	Response time			150		ns
ON TIME	R, R _{ON} /SD PIN					
	Shutdown threshold	Voltage at R _{ON} /SD rising	0.3	0.7	1.05	V
	Threshold hysteresis			40		mV
REGULAT	TION AND OVER-VOLTAGE COMPARAT	ORS (FB PIN)				
		T _J ≤ 125°C	2.445	2.5	2.55	
V_{REF}	FB regulation threshold	T _J ≤ 150°C, over full operating junction temperature range	2.435			V
			2.44			
	FB overvoltage threshold			2.9		V
	FB bias current			1		nA

⁽¹⁾ All minimum and maximum limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.



Electrical Characteristics (continued)

Typical values correspond to $T_J = 25^{\circ}\text{C}$, minimum and maximum limits apply over $T_J = -40^{\circ}\text{C}$ to 125°C, $V_{IN} = 48 \text{ V}$, and $R_{ON} = 200 \text{ k}\Omega$ (unless otherwise noted).⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
THERMAL	THERMAL SHUTDOWN					
_	Thermal shutdown temperature			175		°C
I _{SD}	Thermal shutdown hysteresis			20		°C

6.7 Switching Characteristics

Typical values correspond to $T_J = 25^{\circ}C$, minimum and maximum limits apply over $T_J = -40^{\circ}C$ to 125°C, and $V_{IN} = 48 \text{ V}$ (unless otherwise noted)⁽¹⁾

PARAMETER		Т	TEST CONDITIONS		TYP	MAX	UNIT
			T _J ≤ 125°C		0.35	0.8	
R _{DS(ON)}	Buck switch	I _{SW} = 200 mA	T _J ≤ 150°C, over full operating junction temperature range			0.85	Ω
UVLO _{GD}	Gate drive UVLO	V _{BST} - V _{SW} increasing	V _{BST} - V _{SW} increasing		3	4	V
	UVLO _{GD} Hysteresis				400		mV
OFF TIME	ER .						
t _{OFF}	Minimum OFF-time				260		ns
ON TIME	ON TIMER						
t _{ON} - 1	ON-time	$V_{IN} = 10 \text{ V}, R_{ON} = 200 \text{ k}\Omega$		2.1	2.75	3.4	μs
t _{ON} - 2	ON-time	$V_{IN} = 75 \text{ V}, R_{ON} = 200 \text{ k}\Omega$		290	390	496	ns

⁽¹⁾ All minimum and maximum limits are specified by correlating the electrical characteristics to process and temperature variations while applying statistical process control.

Submit Documentation Feedback

Copyright © 2005–2016, Texas Instruments Incorporated







Figure 1. Start-Up Sequence



6.8 Typical Characteristics

at T_A = 25°C (unless otherwise noted)






Detailed Description

7.1 Overview

The LM5010Ax step-down switching regulator features all the functions needed to implement a low-cost, efficient, buck bias power converter. This high-voltage regulator contains a 75-V N-channel buck switch, is easy to implement, and is provided in HTSSOP-14 and thermally-enhanced, WSON-10 packages. The regulator is based on a control scheme using an ON-time inversely proportional to V_{IN}. The control scheme requires no loop compensation. The functional block diagram of the LM5010Ax is shown in the Functional Block Diagram.

The LM5010Ax can be applied in numerous applications to efficiently regulate down higher voltages. This regulator is well-suited for 48-V telecom and 42-V automotive power bus ranges. Additional features include: thermal shutdown, V_{CC} undervoltage lockout, gate drive undervoltage lockout, maximum duty cycle limit timer, and the valley current limit functionality.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Control Circuit Overview

The LM5010Ax employs a control scheme based on a comparator and a one-shot ON timer, with the output voltage feedback (FB) compared to an internal reference (2.5 V). If the FB voltage is below the reference the buck switch is turned on for a time period determined by the input voltage and a programming resistor (R_{ON}). Following the ON-time the switch remains off for a fixed 260 ns OFF-time, or until the FB voltage falls below the reference, whichever is longer. The buck switch then turns on for another ON-time period. Referring to the Block Diagram, the output voltage is set by R1 and R2. The regulated output voltage is calculated with Equation 1.

$$V_{OUT} = 2.5 \text{ V} \times (R1 + R2) / R2$$
 (1)

The LM5010Ax requires a minimum of 25 mV of ripple voltage at the FB pin for stable fixed-frequency operation. If the output capacitor's ESR is insufficient, additional series resistance may be required (R3 in the Block Diagram).

Copyright © 2005-2016, Texas Instruments Incorporated Submit Documentation Feedback



The LM5010Ax operates in continuous conduction mode at heavy load currents, and discontinuous conduction mode at light load currents. In continuous conduction mode current always flows through the inductor, never decaying to zero during the OFF-time. In this mode the operating frequency remains relatively constant with load and line variations. The minimum load current for continuous conduction mode is one-half the inductor's ripple current amplitude. Calculate the operating frequency in the continuous conduction mode with Equation 2.

$$F_{S} = \frac{V_{OUT} \times (V_{IN} - 1.4V)}{1.18 \times 10^{-10} \times (R_{ON} + 1.4 \text{ k}\Omega) \times V_{IN}}$$
(2)

The buck switch duty cycle is equal to Equation 3.

$$DC = \frac{t_{ON}}{t_{ON} + t_{OFF}} = t_{ON} \times F_S = \frac{V_{OUT}}{V_{IN}}$$
(3)

Under light load conditions, the LM5010Ax operates in discontinuous conduction mode, with zero current flowing through the inductor for a portion of the OFF-time. The operating frequency is always lower than that of the continuous conduction mode, and the switching frequency varies with load current. Conversion efficiency is maintained at a relatively high level at light loads because the switching losses diminish as the power delivered to the load is reduced. Calculate the discontinuous mode operating frequency with Equation 4.

$$F_S = \frac{V_{OUT}^2 \times L1 \times 1.4 \times 10^{20}}{R_1 \times R_{ON}^2}$$

where

7.3.2 Start-Up Regulator (V_{CC})

A high voltage bias regulator is integrated within the LM5010Ax. The input pin (VIN) can be connected directly to line voltages between 6 and 75 V. Referring to the block diagram and the graph of V_{CC} vs V_{IN} , when V_{IN} is between 6 V and the bypass threshold (nominally 8.9 V), the bypass switch (Q2) is on, and V_{CC} tracks V_{IN} within 100 mV to 150 mV. The bypass switch on-resistance is approximately 50 Ω , with inherent current limiting at approximately 100 mA. When VIN is above the bypass threshold, Q2 is turned off, and V_{CC} is regulated at 7 V. The V_{CC} regulator output current is limited at approximately 15 mA. When the LM5010Ax is shutdown using the RON/SD pin, the V_{CC} bypass switch is shut off, regardless of the voltage at VIN.

When V_{IN} exceeds the bypass threshold, the time required for Q2 to shut off is approximately 2 to 3 μ s. The capacitor at VCC (C3) must be a minimum of 0.47 μ F to prevent the voltage at VCC from rising above its absolute maximum rating in response to a step input applied at VIN. C3 must be located as close as possible to the LM5010Ax pins.

In applications with a relatively high input voltage, power dissipation in the bias regulator is a concern. An auxiliary voltage of between 7.5 V and 14 V can be diode connected to the VCC pin (D2 in Figure 8) to shut off the VCC regulator, reducing internal power dissipation. The current required into the VCC pin is shown in the Typical Performance Characteristics. Internally a diode connects VCC to VIN requiring that the auxiliary voltage be less than V_{IN} .

The turn-on sequence is shown in Figure 1. When VCC exceeds the undervoltage lockout threshold (UVLO) of 5.25 V (t1 in Figure 1), the buck switch is enabled, and the SS pin is released to allow the soft-start capacitor (C6) to charge up. The output voltage V_{OUT} is regulated at a reduced level which increases to the desired value as the soft-start voltage increases (t2 in Figure 1).






Figure 8. Self Biased Configuration

7.3.3 Regulation Comparator

The feedback voltage at the FB pin is compared to the voltage at the SS pin (2.5 V, $\pm 2\%$). In normal operation an ON-time period is initiated when the voltage at FB falls below 2.5 V. The buck switch conducts for the ON-time programmed by R_{ON} , causing the FB voltage to rise above 2.5 V. After the ON-time period the buck switch remains off until the FB voltage falls below 2.5 V. Input bias current at the FB pin is less than 5 nA over temperature.

7.3.4 Overvoltage Comparator

The feedback voltage at FB is compared to an internal 2.9-V reference. If the voltage at FB rises above 2.9 V the ON-time is immediately terminated. This condition can occur if the input voltage, or the output load, changes suddenly. The buck switch remains off until the voltage at FB falls below 2.5 V.

7.3.5 ON-Time Control

The ON-time of the internal buck switch is determined by the R_{ON} resistor and the input voltage (V_{IN}) , and is calculated with Equation 5.

$$t_{ON} = \frac{1.18 \times 10^{-10} \times (R_{ON} + 1.4k)}{(V_{IN} - 1.4V)} + 67 \text{ ns}$$
(5)

The R_{ON} resistor can be determined from the desired ON-time by re-arranging Equation 5 to Equation 6.

$$R_{ON} = \frac{(t_{ON} - 67 \text{ ns}) \times (V_{IN} - 1.4V)}{1.18 \times 10^{-10}} - 1.4 \text{ k}\Omega$$
(6)

To set a specific continuous conduction mode switching frequency (f_S), the R_{ON} resistor is determined with Equation 7.

$$R_{ON} = \frac{V_{OUT} \times (V_{IN} - 1.4V)}{V_{IN} \times F_S \times 1.18 \times 10^{-10}} - 1.4 \text{ k}\Omega$$
(7)

In high frequency applications the minimum value for t_{ON} is limited by the maximum duty cycle required for regulation and the minimum OFF-time of the LM5010Ax (260 ns, ±15%). The fixed OFF-time limits the maximum duty cycle achievable with a low voltage at VIN. The minimum allowed ON-time to regulate the desired V_{OUT} at the minimum V_{IN} is determined with Equation 8.

Copyright © 2005–2016, Texas Instruments Incorporated



$$t_{ON(min)} = \frac{V_{OUT} \times 300 \text{ ns}}{(V_{IN(min)} - V_{OUT})}$$
(8)

7.3.6 Soft Start

The soft start feature allows the regulator to gradually reach a steady-state operating point, thereby reducing start-up stresses and current surges. At turnon, while V_{CC} is below the undervoltage threshold (t1 in Figure 1), the SS pin is internally grounded, and V_{OUT} is held at 0 V. When V_{CC} exceeds the undervoltage threshold (UVLO) an internal 11.5- μ A current source charges the external capacitor (C6) at the SS pin to 2.5 V (t2 in Figure 1). The increasing SS voltage at the non-inverting input of the regulation comparator gradually increases the output voltage from zero to the desired value. The softstart feature keeps the load inductor current from reaching the current limit threshold during start-up, thereby reducing inrush currents.

An internal switch grounds the SS pin if V_{CC} is below the undervoltage lockout threshold, or if the circuit is shutdown using the R_{ON}/SD pin.

7.3.7 N-Channel Buck Switch and Driver

The LM5010Ax integrates an N-Channel buck switch and associated floating high voltage gate driver. The peak current through the buck switch should not exceed 2 A, and the load current should not exceed 1.5 A. The gate driver circuit is powered by the external bootstrap capacitor between BST and SW (C4), which is recharged each OFF-time from V_{CC} through the internal high voltage diode. The minimum OFF-time, nominally 260 ns, ensures sufficient time during each cycle to recharge the bootstrap capacitor. A 0.022- μ F ceramic capacitor is recommended for C4.

7.3.8 Current Limit

Current limit detection occurs during the OFF-time by monitoring the recirculating current through the internal current sense resistor (R_{SENSE}). The detection threshold is 1.25 A, ±0.25 A. Referring to Functional Block Diagram, if the current into SGND during the OFF-time exceeds the threshold level the current limit comparator delays the start of the next ON-time period. The next ON-time starts when the current into SGND is below the threshold and the voltage at FB is below 2.5 V. Figure 9 illustrates the inductor current waveform during normal operation and during current limit. The output current I_O is the average of the inductor ripple current waveform. The low load current waveform illustrates continuous conduction mode operation with peak and valley inductor currents below the current limit threshold. When the load current is increased (high load current), the ripple waveform maintains the same amplitude and frequency since the current falls below the current limit threshold at the valley of the ripple waveform. Note the average current in the high load current portion of Figure 9 is above the current limit threshold. Since the current reduces below the threshold in the normal OFF-time each cycle, the start of each ON-time is not delayed, and the circuit's output voltage is regulated at the correct value. When the load current is further increased such that the lower peak would be above the threshold, the OFF-time is lengthened to allow the current to decrease to the threshold before the next ON-time begins (Current Limited portion of Figure 9). Both V_{OUT} and the switching frequency are reduced as the circuit operates in a constant current mode. The load current (I_{OCL}) is equal to the current limit threshold plus half the ripple current ($\Delta I/2$). The ripple amplitude (ΔI) is calculated with Equation 9.

$$\Delta I = \frac{(V_{IN} - V_{OUT}) \times t_{ON}}{L1}$$
(9)

The current limit threshold can be increased by connecting an external resistor (R_{CL}) between SGND and ISEN. R_{CL} typically is less than 1 Ω , and the calculation of its value is explained in *Application and Implementation*. If the current limit threshold is increased by adding R_{CL} , the maximum continuous load current should not exceed 1.5 A, and the peak current out of the SW pin should not exceed 2 A.






Figure 9. Inductor Current, Current Limit Operation

7.3.9 Thermal Shutdown

The LM5010Ax should be operated below the maximum operating junction temperature rating. If the junction temperature increases during a fault or abnormal operating condition, the internal thermal shutdown circuit activates typically at 175°C. The Thermal Shutdown circuit reduces power dissipation by disabling the buck switch and the ON timer. This feature helps prevent catastrophic failures from accidental device overheating. When the junction temperature reduces below approximately 155°C (20°C typical hysteresis), normal operation resumes.

7.4 Device Functional Modes

7.4.1 Shutdown

The LM5010Ax can be remotely shut down by forcing the R_{ON}/SD pin below 0.7 V with a switch or open drain device. See Figure 10. In the shutdown mode the SS pin is internally grounded, the ON-time one-shot is disabled, the input current at VIN is reduced, and the V_{CC} bypass switch is turned off. The V_{CC} regulator is not disabled in the shutdown mode. Releasing the R_{ON}/SD pin allows normal operation to resume. The nominal voltage at R_{ON}/SD is shown in the Typical Performance Characteristics. When switching the R_{ON}/SD pin, the transition time should be faster than one to two cycles of the regulator's nominal switching frequency.




Figure 10. Shutdown Implementation



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


8.1 Application Information

The LM5010A is a non-synchronous buck regulator converter designed to operate over a wide input voltage and output current range. Spreadsheet-based calculator tools, available on the TI product website at Quick-Start Calculator, can be used to design a single output non-synchronous buck converter.

Alternatively, online WEBENCH® software is available to create a complete buck design and generate the bill of materials, estimated efficiency, solution size, and cost of the complete solution.

8.2 Typical Application

The final circuit is shown in Figure 11, and its performance is shown in Figure 16 and Figure 17. Current limit measured at approximately 1.3 A.



Copyright © 2016, Texas Instruments Incorporated

Figure 11. LM5010A Example Circuit

8.2.1 Design Requirements

Table 1 lists the operating parameters for Figure 11.

Table 1. Design Parameters

PARAMETER	EXAMPLE VALUE
Input voltage	6 V to 60 V
Output voltage	5 V
Load current	200 mA to 1 A
Soft-start time	5 ms



8.2.2 Detailed Design Procedure

The procedure for calculating the external components is illustrated with a design example. Configure the circuit in Figure 11 according to the components listed in Table 2.

DESCRIPTION ITEM **VALUE** C1 Ceramic capacitor (2) 2.2 µF, 100 V C2 Ceramic capacitor 22 µF, 16 V СЗ Ceramic capacitor $0.47 \, \mu F$, $16 \, V$ C4, C6 Ceramic capacitor 0.022 µF, 16 V C5 Ceramic capacitor 0.1 µF, 100 V D1 Schottky diode 100V, 6 A L1 Inductor 100 µH R1 Resistor 1 kΩ R2 Resistor 1 kΩ R3 Resistor 1.5 Ω R_{ON} Resistor 200 kΩ U1 LM5010Ax

Table 2. List of Components for LM5010A Example Circuit

8.2.2.1 Component Selection

8.2.2.1.1 R1 and R2

These resistors set the output voltage, and calculate their ratio with Equation 10.

$$R1/R2 = (V_{OUT} / 2.5 V) - 1$$
 (10)

R1 and R2 calculates to 1. The resistors should be chosen from standard value resistors in the range of 1 k Ω to 10 k Ω . A value of 1 k Ω is used for R1 and R2.

8.2.2.1.2 R_{ON}, F_S

 R_{ON} can be chosen using Equation 7 to set the nominal frequency, or from Equation 6 if the ON-time at a particular V_{IN} is important. A higher frequency generally means a smaller inductor and capacitors (value, size and cost), but higher switching losses. A lower frequency means a higher efficiency, but with larger components. Generally, if PC board space is tight, a higher frequency is better. The resulting ON-time and frequency have a $\pm 25\%$ tolerance. Using Equation 7 at a nominal V_{IN} of 8 V, R_{ON} is calculated with Equation 11.

$$R_{ON} = \frac{5V \times (8V - 1.4V)}{8V \times 175 \text{ kHz} \times 1.18 \times 10^{-10}} - 1.4 \text{ k}\Omega = 198 \text{ k}\Omega$$
(11)

A value of 200 k Ω will be used for R_{ON}, yielding a nominal frequency of 161 kHz at V_{IN} = 6 V, and 205 kHz at V_{IN} = 60 V.

8.2.2.1.3 L1

The guideline for choosing the inductor value in this example is that it must keep the circuit's operation in continuous conduction mode at minimum load current. This is not a strict requirement since the LM5010Ax regulates correctly when in discontinuous conduction mode, although at a lower frequency. However, to provide an initial value for L1 the above guideline will be used. See Figure 12.




Figure 12. Inductor Current

To keep the circuit in continuous conduction mode, the maximum allowed ripple current is twice the minimum load current, or 400 mAp-p. Using this value of ripple current, the inductor (L1) is calculated using Equation 12 and Equation 13.

$$L1 = \frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{I_{OR} \times F_{S(min)} \times V_{IN(max)}}$$

where

•
$$F_{S(min)}$$
 is the minimum frequency of 154 kHz (205 kHz - 25%) at $V_{IN(max)}$ (12)

$$L1 = \frac{5V \times (60V - 5V)}{0.40A \times 154 \text{ kHz} \times 60V} = 74.4 \text{ }\mu\text{H}$$
(13)

Equation 13 provides the minimum value for inductor L1. When selecting an inductor, use a higher standard value (100 uH). To prevent saturation, and possible destructive current levels, L1 must be rated for the peak current which occurs if the current limit and maximum ripple current are reached simultaneously (I_{PK} in Figure 9). The maximum ripple amplitude is calculated by rearranging Equation 12 using $V_{IN(max)}$, $F_{S(min)}$, and the minimum inductor value, based on the manufacturer's tolerance. Assume for Equation 14, Equation 15, and Equation 16 that the inductor's tolerance is $\pm 20\%$.

$$I_{OR(max)} = \frac{V_{OUT} x (V_{IN(max)} - V_{OUT})}{L1_{min} x F_{S(min)} x V_{IN(max)}}$$
(14)

$$I_{OR(max)} = \frac{5V \times (60V - 5V)}{80 \ \mu H \times 154 \ kHz \times 60V} = 372 \ mAp-p \tag{15}$$

$$I_{PK} = I_{LIM} + I_{OR(max)} = 1.5 A + 0.372 A = 1.872 A$$

where

At the nominal maximum load current of 1 A, the peak inductor current is 1.186 A.

8.2.2.1.4 R_{CL}

Since it is obvious that the lower peak of the inductor current waveform does not exceed 1 A at maximum load current (see Figure 12), it is not necessary to increase the current limit threshold. Therefore R_{CL} is not needed for this exercise. For applications where the lower peak exceeds 1 A, see *Increasing The Current Limit Threshold*.



8.2.2.1.5 C1

This capacitor limits the ripple voltage at VIN resulting from the source impedance of the supply feeding this circuit, and the on and off nature of the switch current into VIN. At maximum load current, when the buck switch turns on, the current into VIN steps up from zero to the lower peak of the inductor current waveform (I_{PK} in Figure 12), ramps up to the peak value (I_{PK}), then drops to zero at turnoff. The average current into VIN during this ON-time is the load current. For a worst case calculation, C1 must supply this average current during the maximum ON-time. The maximum ON-time is calculated at $V_{IN} = 6$ V using Equation 5, with a 25% tolerance added in Equation 17.

$$t_{ON(max)} = \left[\frac{1.18 \times 10^{-10} \times (200k + 1.4k)}{6V - 1.4V} + 67 \text{ ns} \right] \times 1.25 = 6.5 \text{ } \mu\text{S}$$
(17)

The voltage at VIN should not be allowed to drop below 5.5 V in order to maintain V_{CC} above its UVLO as in Equation 18.

$$C1 = \frac{I_0 \times t_{ON}}{\Delta V} = \frac{1.0A \times 6.5 \ \mu s}{0.5V} = 13 \ \mu F$$
 (18)

Normally a lower value can be used for C1 since the above calculation is a worst case calculation which assumes the power source has a high source impedance. A quality ceramic capacitor with a low ESR should be used for C1.

8.2.2.1.6 C2 and R3

Since the LM5010Ax requires a minimum of 25 mVp-p of ripple at the FB pin for proper operation, the required ripple at V_{OUT} is increased by R1 and R2, and is equal to Equation 19.

$$V_{RIPPIF} = 25 \text{ mVp-p x } (R1 + R2) / R2 = 50 \text{ mVp-p}$$
 (19)

This necessary ripple voltage is created by the inductor ripple current acting on C2's ESR + R3. First, the minimum ripple current is determined which occurs at minimum VIN, maximum inductor value, and calculate the maximum frequency with Equation 20.

$$I_{OR(min)} = \frac{V_{OUT} \times (V_{IN(min)} - V_{OUT})}{L1_{max} \times F_{S(max)} \times V_{IN(min)}}$$

$$= \frac{5V \times (6V - 5V)}{120 \ \mu\text{H} \times 201 \ \text{kHz} \times 6V} = 34.5 \ \text{mAp-p}$$
 (20)

The minimum ESR for C2 is then equal to Equation 21.

$$ESR_{(min)} = \frac{50 \text{ mV}}{34.5 \text{ mA}} = 1.45\Omega$$
 (21)

If the capacitor used for C2 does not have sufficient ESR, R3 is added in series as shown in the Block Diagram. The value chosen for C2 is application dependent, and it is recommended that it be no smaller than 3.3 μ F. C2 affects the ripple at V_{OUT}, and transient response. Experimentation is usually necessary to determine the optimum value for C2.

8.2.2.1.7 C3

The capacitor at the VCC pin provides noise filtering and stability, prevents false triggering of the V_{CC} UVLO at the buck switch ON and OFF transitions, and limits the peak voltage at V_{CC} when a high voltage with a short rise time is initially applied at V_{IN} . C3 should be no smaller than 0.47 μ F, and must be a good quality, low ESR, ceramic capacitor, physically close to the IC pins.

8.2.2.1.8 C4

The recommended value for C4 is $0.022~\mu F$. A high quality ceramic capacitor with low ESR is recommended as C4 supplies the surge current to charge the buck switch gate at each turnon. A low ESR also ensures a complete recharge during each OFF-time.



8.2.2.1.9 C5

This capacitor suppresses transients and ringing due to lead inductance at VIN. TI recommends a low ESR, 0.1 µF ceramic chip capacitor, placed physically close to the LM5010Ax.

8.2.2.1.10 C6

The capacitor at the SS pin determines the soft-start time (that is the time for the reference voltage at the regulation comparator and the output voltage) to reach their final value. Determine the capacitor value with Equation 22.

$$C6 = \frac{t_{SS} \times 11.5 \ \mu A}{2.5 \text{V}}$$
 (22)

For a 5 ms soft-start time, C6 calculates to 0.022 µF.

8.2.2.1.11 D1

A Schottky diode is recommended. Ultra-fast recovery diodes are not recommended as the high speed transitions at the SW pin may inadvertently affect the IC's operation through external or internal EMI. The diode should be rated for the maximum V_{IN} (60 V), the maximum load current (1 A), and the peak current which occurs when current limit and maximum ripple current are reached simultaneously (I_{PK} in Figure 9), previously calculated to be 1.87 A. The diode's forward voltage drop affects efficiency due to the power dissipated during the OFF-time. The average power dissipation in D1 is calculated from Equation 23.

$$P_{D1} = V_F \times I_O \times (1 - D)$$

where

- I_O is the load current
- D is the duty cycle

8.2.2.2 Low Output Ripple Configurations

For applications where low output voltage ripple is required the output can be taken directly from the low ESR output capacitor (C2) as shown in Figure 13. However, R3 slightly degrades the load regulation. The specific component values, and the application determine if this is suitable.




Figure 13. Low Ripple Output

Where the circuit of Figure 13 is not suitable, the circuits of Figure 14 or Figure 15 can be used.




Figure 14. Low Output Ripple Using a Feed-Forward Capacitor



In Figure 14, Cff is added across R1 to AC-couple the ripple at V_{OUT} directly to the FB pin. This allows the ripple at V_{OUT} to be reduced, in some cases considerably, by reducing R3. In the circuit of Figure 11, the ripple at V_{OUT} ranged from 50 mVp-p at $V_{IN} = 6$ V to 320 mVp-p at $V_{IN} = 60$ V. By adding a 1000 pF capacitor at Cff and reducing R3 to 0.75 Ω , the V_{OUT} ripple was reduced by 50%, ranging from 25 mVp-p to 160 mVp-p.




Figure 15. Low Output Ripple Using Ripple Injection

To reduce V_{OUT} ripple further, the circuit of Figure 15 can be used. R3 has been removed, and the output ripple amplitude is determined by C2's ESR and the inductor ripple current. RA and CA are chosen to generate a 40 to 50 mVp-p sawtooth at their junction, and that voltage is AC-coupled to the FB pin via CB. In selecting RA and CA, V_{OUT} is considered a virtual ground as the SW pin switches between V_{IN} and -1 V. Since the ON-time at SW varies inversely with V_{IN} , the waveform amplitude at the RA and CA junction is relatively constant. R1 and R2 must typically be increased to more than 10k each to not significantly attenuate the signal provided to FB through CB. Typical values for the additional components are RA = 200 k, CA = 680 pF, and CB = 0.01 μ F.

8.2.2.3 Increasing The Current Limit Threshold

The current limit threshold is nominally 1.25 A, with a minimum value of 1 A. If, at maximum load current, the lower peak of the inductor current (I_{PK} in Figure 12) exceeds 1 A, resistor R_{CL} must be added between S_{GND} and I_{SEN} to increase the current limit threshold to be equal or exceed that lower peak current. This resistor diverts some of the recirculating current from the internal sense resistor so that a higher current level is needed to switch the internal current limit comparator. Calculate I_{PK} with Equation 24.

$$I_{PK-} = I_{O(max)} - \frac{I_{OR(min)}}{2}$$

where

- I_{O(max)} is the maximum load current
- I_{OR(min)} is the minimum ripple current calculated using Equation 20

R_{CL} is calculated from Equation 25.

$$R_{CL} = \frac{1.0A \times 0.11\Omega}{I_{PK} - 1.0A}$$

where

0.11 Ω is the minimum value of the internal resistance from SGND to ISEN

(25)

(24)

The next smaller standard value resistor must be used for R_{CL} . With the addition of R_{CL} , and when the circuit is in current limit, the upper peak current out of the SW pin (I_{PK} in Figure 9) can be as high as Equation 26.

$$I_{PK} = \frac{1.5A \times (150 \text{ m}\Omega + R_{CL})}{R_{CL}} + I_{OR(MAX)}$$

where

• I_{OR(max)} is calculated using Equation 14 (26)


The inductor L1 and diode D1 must be rated for this current. If I_{PK} exceeds 2 A , the inductor value must be increased to reduce the ripple amplitude. This will necessitate recalculation of $I_{OR(min)}$, I_{PK} , and R_{CL} .

Increasing the circuit's current limit will increase power dissipation and the junction temperature within the LM5010Ax. See *Layout Guidelines* for guidelines on this issue.

Copyright © 2005–2016, Texas Instruments Incorporated



8.2.3 Application Curves



8.3 Do's and Don'ts

A minimum load current of 500 μ A is required to maintain proper operation. If the load current falls below that level, the bootstrap capacitor can discharge during the long OFF-time and the circuit either shuts down or cycles ON and OFF at a low frequency. If the load current is expected to drop below 500 μ A in the application, choose the feedback resistors to be low enough in value to provide the minimum required current at nominal V_{OUT} .



9 Power Supply Recommendations

The LM5010Ax is designed to operate with an input power supply capable of supplying a voltage range from 6 V to 75 V. The input power supply must be well-regulated and capable of supplying sufficient current to the regulator during peak load operation. Also, like in all applications, the power-supply source impedance must be small compared to the module input impedance to maintain the stability of the converter.

10 Layout

10.1 Layout Guidelines

The LM5010Ax regulation, overvoltage, and current limit comparators are very fast, and respond to short duration noise pulses. Therefore, layout considerations are critical for optimum performance. The layout must be as neat and compact as possible, and all the components must be as close as possible to their associated pins. The two major current loops have currents which switch very fast, and so the loops should be as small as possible to minimize conducted and radiated EMI. The first loop is that formed by C1 (C_{IN}), through the VIN to SW pins, L1 (L_{IND}), C2 (C_{OUT}), and back to C1. The second loop is that formed by D1, L1, C2, and the S_{GND} and I_{SEN} pins. The ground connection from C2 to C1 should be as short and direct as possible, preferably without going through vias. Directly connect the S_{GND} and RTN pin to each other, and they should be connected as directly as possible to the C1/C2 ground line without going through vias. The power dissipation within the IC can be approximated by determining the total conversion loss (P_{IN} - P_{OUT}), and then subtracting the power losses in the free-wheeling diode and the inductor. The power loss in the diode is approximately Equation 27.

$$P_{D1} = I_O \times V_F \times (1 - D)$$

where

- Io is the load current
- V_F is the diode's forward voltage drop

The power loss in the inductor is approximately Equation 28.

$$P_{L1} = I_0^2 \times R_L \times 1.1$$

where

- R_L is the inductor's DC resistance
- the 1.1 factor is an approximation for the AC losses

If it is expected that the internal dissipation of the LM5010Ax will produce high junction temperatures during normal operation, good use of the PC board's ground plane can help considerably to dissipate heat. The exposed pad on the IC package bottom should be soldered to a ground plane, and that plane should both extend from beneath the IC, and be connected to exposed ground plane on the board's other side using as many vias as possible. The exposed pad is internally connected to the IC substrate. The use of wide PC board traces at the pins, where possible, can help conduct heat away from the IC. The four no connect pins on the HTSSOP package are not electrically connected to any part of the IC, and may be connected to ground plane to help dissipate heat from the package. Judicious positioning of the PC board within the end product, along with the use of any available air flow (forced or natural convection) can help reduce the junction temperature.

(28)



10.2 Layout Example




Figure 18. LM5010A Buck Layout Example With the WSON Package



11 Device and Documentation Support

11.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LM5010A	Click here	Click here	Click here	Click here	Click here
LM5010A-Q1	Click here	Click here	Click here	Click here	Click here

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2005–2016, Texas Instruments Incorporated

Submit Documentation Feedback

www.ti.com 13-Sep-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM5010AMH/NOPB	ACTIVE	HTSSOP	PWP	14	94	RoHS & Green	Call TI SN	Level-1-260C-UNLIM	-40 to 150	L5010 AMH	Samples
LM5010AMHE/NOPB	ACTIVE	HTSSOP	PWP	14	250	RoHS & Green	Call TI SN	Level-1-260C-UNLIM	-40 to 150	L5010 AMH	Samples
LM5010AMHX/NOPB	ACTIVE	HTSSOP	PWP	14	2500	RoHS & Green	Call TI SN	Level-1-260C-UNLIM	-40 to 150	L5010 AMH	Samples
LM5010AQ0MH/NOPB	ACTIVE	HTSSOP	PWP	14	94	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 150	L5010A Q0MH	Samples
LM5010AQ0MHX/NOPB	ACTIVE	HTSSOP	PWP	14	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 150	L5010A Q0MH	Samples
LM5010AQ1MH/NOPB	ACTIVE	HTSSOP	PWP	14	94	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L5010A Q1MH	Samples
LM5010AQ1MHX/NOPB	ACTIVE	HTSSOP	PWP	14	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L5010A Q1MH	Samples
LM5010ASD/NOPB	ACTIVE	WSON	DPR	10	1000	RoHS & Green	Call TI SN NIPDAU	Level-1-260C-UNLIM	-40 to 150	L00065B	Samples
LM5010ASDX/NOPB	ACTIVE	WSON	DPR	10	4500	RoHS & Green	Call TI SN	Level-1-260C-UNLIM	-40 to 150	L00065B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

PACKAGE OPTION ADDENDUM

www.ti.com 13-Sep-2024

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM5010A, LM5010A-Q1:

Catalog: LM5010A

Automotive: LM5010A-Q1

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jun-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5010AMHE/NOPB	HTSSOP	PWP	14	250	178.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM5010AQ0MHX/NOPB	HTSSOP	PWP	14	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM5010AQ1MHX/NOPB	HTSSOP	PWP	14	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM5010ASD	WSON	DPR	10	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5010ASD/NOPB	WSON	DPR	10	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5010ASDX/NOPB	WSON	DPR	10	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1



www.ti.com 14-Jun-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5010AMHE/NOPB	HTSSOP	PWP	14	250	208.0	191.0	35.0
LM5010AQ0MHX/NOPB	HTSSOP	PWP	14	2500	367.0	367.0	35.0
LM5010AQ1MHX/NOPB	HTSSOP	PWP	14	2500	367.0	367.0	35.0
LM5010ASD	WSON	DPR	10	1000	208.0	191.0	35.0
LM5010ASD/NOPB	WSON	DPR	10	1000	208.0	191.0	35.0
LM5010ASDX/NOPB	WSON	DPR	10	4500	367.0	367.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jun-2024

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM5010AMH/NOPB	PWP	HTSSOP	14	94	495	8	2514.6	4.06
LM5010AMH/NOPB	PWP	HTSSOP	14	94	495	8	2514.6	4.06
LM5010AQ0MH/NOPB	PWP	HTSSOP	14	94	495	8	2514.6	4.06
LM5010AQ1MH/NOPB	PWP	HTSSOP	14	94	495	8	2514.6	4.06



PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.


 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

 4. Reference JEDEC registration MO-153.

 5. Features may differ and may not be present.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated