







LMK05318B-Q1 SNAS859 - MARCH 2024

# LMK05318B-Q1 Ultra-Low Jitter Network Synchronizer and Clock Generator With **BAW VCO for Automotive and Industrial Applications**

#### 1 Features

- AEC-Q100 qualified for automotive applications
  - Temperature grade 2: –40°C to 105°C
- Ultra-low jitter BAW VCO based Ethernet clocks
  - 50fs typical RMS jitter at 312.5MHz
  - 60fs typical RMS jitter at 156.25MHz
- One high-performance Digital Phase-Locked Loop (DPLL) paired with two Analog Phase Locked Loops (APLLs):
  - Programmable DPLL loop bandwidth
  - < 1-ppt DCO frequency adjustment step size</li>
- Two differential or single-ended DPLL inputs
  - 1Hz (1-PPS) to 800MHz input frequency
  - Digital holdover and hitless switching
- Eight differential outputs with programmable HSDS/LVPECL, LVDS, HSCL and 1.8V LVCMOS output formats.
  - Up to six different output frequencies
  - 1Hz (1-PPS) to 1250MHz output frequency
  - PCIe Gen 1 to 6 compliant
- I<sup>2</sup>C or SPI register control bus
- EEPROM for custom system configurations on start-up

## 2 Applications

- Jitter Cleaning, Wander Attenuation, and Reference Clock Generation for 56G/112G PAM-4 PHYs, ASICs, FPGAs, SoCs, and Processors
- Advanced driver assistance systems (ADAS) -Sensor Fusion
- Infotainment & Cluster Automotive Head Unit -
- Body electronics & lighting

- Zonal & body domain controller
- SyncE (G.8262), SONET/SDH (Stratum 3/3E, G.813, GR-1244, GR-253), IEEE 1588 PTP secondary clock
- Test and measurement
- Medical imaging


# 3 Description

The LMK05318B-Q1 is high-performance network synchronizer clock device that provides jitter cleaning, clock generation, advanced clock monitoring, and superior hitless switching performance to meet the stringent timing requirements of communications infrastructure and industrial applications. The ultra-low jitter and high power supply noise rejection (PSNR) of the device can reduce bit error rates (BER) in highspeed serial links.

**Package Information** 

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)
LMK05318B-Q1	RGZ (VQFN, 48)	7mm × 7mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



**Typical System Block Diagram** 



# **Table of Contents**

1 Features1	7.3 Feature Description	29
2 Applications 1	7.4 Device Functional Modes	
3 Description1	7.5 Programming	. 59
4 Pin Configuration and Functions3	8 Application and Implementation	
4.1 Device Start-Up Modes7	8.1 Application Information	. 68
5 Specifications8	8.2 Typical Application	71
5.1 Absolute Maximum Ratings8	8.3 Best Design Practices	75
5.2 ESD Ratings8	8.4 Power Supply Recommendations	75
5.3 Recommended Operating Conditions8	8.5 Layout	77
5.4 Thermal Information: 4-Layer JEDEC Standard	9 Device and Documentation Support	80
PCB9	9.1 Device Support	. 80
5.5 Thermal Information: 10-Layer Custom PCB9	9.2 Documentation Support	80
5.6 Electrical Characteristics9	9.3 Receiving Notification of Documentation Updates	80
5.7 Timing Diagrams16	9.4 Support Resources	80
5.8 Typical Characteristics18	9.5 Trademarks	80
6 Parameter Measurement Information21	9.6 Electrostatic Discharge Caution	80
6.1 Output Clock Test Configurations21	9.7 Glossary	80
7 Detailed Description23	10 Revision History	80
7.1 Overview23	11 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram24	Information	80

# 4 Pin Configuration and Functions




Figure 4-1. RGZ Package 48-Pin VQFN Top View

Table 4-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	NO.	1166	DESCRIPTION	
POWER				
GND	PAD	G	Ground / Thermal Pad. Connect the exposed pad to the to PCB ground for proper electrical and thermal performance. A 5×5 via pattern is recommended to connect the IC ground pad to the PCB ground layers.	
VDD_IN	5	Р	re Supply (3.3V) for Primary and Secondary Reference Inputs. ce a nearby 0.1µF bypass capacitor on each pin.	
VDD_XO	33	Р	re Supply (3.3V) for XO Input. ce a nearby 0.1µF bypass capacitor on each pin.	
VDD_PLL1	27	Р		
VDD_PLL2	36	Р	Core Supply (3.3V) for PLL1, PLL2, and Digital Blocks. Place a nearby 0.1µF bypass capacitor on each pin.	
VDD_DIG	4	Р		



## **Table 4-1. Pin Functions (continued)**

PIN								
NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION					
VDDO_01	18	Р						
VDDO_23	19	Р						
VDDO_4	37	Р	Output Supply (1.8, 2.5, or 3.3V) for Clock Outputs 0 to 7.  Place a nearby 0.1µF bypass capacitor on each pin. Can be left floating or No Connect if the					
VDDO 5	40	Р	corresponding output is unused. Output supply voltage level can be mixed or the same across					
VDDO_6	43	Р	VDDO_x pins. Refer to <i>Mixing Supplies</i> .					
VDDO 7	46	Р						
CORE BLOCKS								
LF1	29	А	External Loop Filter Capacitor for APLL1 and APLL2.					
LF2	34	А	Place a nearby capacitor on each pin. For LF1, a 0.47µF capacitor is suggested for typical APLL1 loop bandwidths around 1.0kHz. For LF2, a 0.1µF capacitor is suggested for typical APLL2 loop bandwidth around 500kHz.					
CAP_PLL1	28	А						
CAP_PLL2	35	А	External Bypass Capacitors for APLL1, APLL2, and Digital Blocks. Place a nearby 10µF bypass capacitor on each pin.					
CAP_DIG	3	Α	Triace a hearby Topic bypass capacitor on each pin.					
INPUT BLOCKS								
PRIREF_P	6	I	DPLL Primary and Secondary Reference Clock Inputs.					
PRIREF_N			Each input pair can accept a differential or single-ended clock as a reference to the DPLL. Each pair has a programmable input type with internal termination to support AC- or DC-coupled clocks.					
SECREF_P	10	ı	A single-ended LVCMOS clock can be applied to the P input with the N input pulled down to g					
SECREF_N	11	ı	An unused input pair can be left floating.  For low-frequency input (< 2kHz), disable the internal AC-coupling capacitor to improve noise immunity. Differential Input and LVCMOS input can be DC-coupled to the receiver.  Programmable input types are detailed in <i>Reference Inputs (PRIREF_P/N and SECREF_P/N)</i> .					
XO_P	31	I	D/TCXO/OCXO Input.					
XO_N	32	ı	This input pair can accept a differential or single-ended clock signal from a low-jitter local oscillator as a reference to the APLLs. This input has a programmable input type with internal termination to support AC- or DC-coupled clocks. A single-ended LVCMOS clock (up to 2.5V) can be applied to the P input with the N input pulled down to ground. A low-frequency TCXO or OCXO can be used to set the clock output frequency accuracy and stability during free-run and holdover modes. In DPLL mode, the XO frequency must have a non-integer relationship to the VCO1 frequency so APLL1 can operate in fractional mode (required for proper DPLL operation). In APLL-only (free-run) mode, the XO frequency can have either an integer or non-integer relationship to the VCO1 frequency. Programmable input types and frequency options are detailed in Oscillator Input (XO_P/N).					
OUTPUT BLOCK	_							
OUT0_P	14	0						
OUT0_N	15	0						
OUT1_P	T1_P 17 O		Clock Outputs 0 to 3 Bank.					
OUT1_N	16	0	Each programmable output driver pair can support AC-LVDS, AC-CML, AC-LVPECL, and HCSL.					
OUT2_P	20	0	Unused differential outputs must be terminated if active or disabled through registers if left floating.  The OUT[0:3] bank is preferred for PLL1 clocks to minimize output crosstalk.					
OUT2_N	21	0	The Go . [5.0] sum to prototted for the Endocate to Hillimitize output orositain.					
OUT3_P	23	0						
OUT3_N	22	0						



# **Table 4-1. Pin Functions (continued)**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION			
NAME	NO.	ITPE	DESCRIPTION			
OUT4_P	39	0				
OUT4_N	38	0				
OUT5_P	42	0	Clock Outputs 4 to 7 Bank.  Each programmable output driver pair can support AC-LVDS, AC-CML, AC-LVPECL, HCSL, or 1.8			
OUT5_N	41	0	VCMOS clocks (one or two per pair).			
OUT6_P	45	0	Unused differential outputs must be terminated if active or disabled through registers if left floating.			
OUT6_N	44	0	The OUT[4:7] bank is preferred for PLL2 clocks to minimize output crosstalk. When PLL2 is not used, the OUT[4:7] bank can be used for PLL1 clocks without risk of cross-coupling from PLL2.			
OUT7_P	48	0				
OUT7_N	47	0				



## **Table 4-1. Pin Functions (continued)**

PIN		TVDE(1)	DECORPORTION		
NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION		
LOGIC CONTROL	/ STATU	S (2) (3)			
HW_SW_CTRL	9	I	Device Start-Up Mode Select (3-level, 1.8V compatible). This input selects the device start-up mode that determines the memory page used to initialize the registers, serial interface, and logic pin functions. The input level is sampled only at device power-on reset (POR). See Table 4-2 for start-up mode descriptions and logic pin functions.		
PDN	13	I	Device Power-Down (active low).  When PDN is pulled low, the device is in hard-reset and all blocks including the serial interface are powered down. When PDN is pulled high, the device is started according to device mode selected by HW_SW_CTRL and begins normal operation with all internal circuits reset to the initial state.		
SDA/SDI	25	I/O	I <sup>2</sup> C Serial Data I/O (SDA) or SPI Serial Data Input (SDI). See Table 4-2. When HW_SW_CTRL is 0 or 1, the serial interface is I <sup>2</sup> C. SDA and SCL pins (open-drain) require external I <sup>2</sup> C pullup resistors. The default 7-bit I <sup>2</sup> C address is 11001xxb, where the MSB bits (11001b) are initialized from on-chip EEPROM and the LSB bits (xxb) are determined by the logic input pins. When HW_SW_CTRL is 0, the LSBs are determined by the GPIO1 input state (3-level) during POR. When HW_SW_CTRL is 1, the LSBs are fixed to 00b. When HW_SW_CTRL is Float, the serial interface is SPI (4-wire, Mode 0) using the SDI, SCK, SCS, and SDO pins.		
SCL/SCK	26	I	I <sup>2</sup> C Serial Clock Input (SCL) or SPI Serial Clock Input (SCK). See Table 4-2.		
GPIO0/SYNCN	12	I			
GPIO1/SCS	24	I	Multifunction Inputs or Outputs.		
GPIO2/SDO/ FINC	30	I/O	See Table 4-2.		
STATUS0	1	I/O	Status Outputs 0 and 1.		
STATUS1/ FDEC	2	I/O	Each output has programmable status signal selection, driver type (3.3V LVCMOS or open-drain), and status polarity. Open-drain requires an external pullup resistor. Leave pin floating if unused. In I <sup>2</sup> C mode, the STATUS1/FDEC pin can function as a DCO mode control input pin. See Table 4-2.		
REFSEL	8	1	Manual DPLL Reference Clock Input Selection. (3-level, 1.8V compatible).  REFSEL = 0 (PRIREF), 1 (SECREF), or Float or V <sub>IM</sub> (Auto Select). This control pin must be enabled by register default or programming. Leave pin floating if unused.		

- G = Ground, P = Power, I = Input, O = Output, I/O = Input or Output, A = Analog. Internal resistors: PDN pin has  $200k\Omega$  pullup to VDD\_IN. HW\_SW\_CTRL, GPIO, REFSEL, and STATUS pins each have a  $150k\Omega$  bias to  $V_{IM}$  (approximately 0.8V) when PDN = 0 or  $400k\Omega$  pulldown when PDN = 1.
- Unless otherwise noted: Logic inputs are 2-level, 1.8V compatible inputs. Logic outputs are 3.3V LVCMOS levels.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

## 4.1 Device Start-Up Modes

The HW\_SW\_CTRL input pin selects the device start-up mode that determines the memory page (EEPROM) used to initialize the registers, the serial interface, and the logic pin functions at power-on reset. The initial register settings determine the frequency configuration of the device on start-up. After start-up, the device registers can be accessed through the serial interface for device monitoring and programming, and the logic pins function as defined by the selected mode.

**Table 4-2. Device Start-Up Modes** 

HW_SW_CTRL INPUT LEVEL <sup>(1)</sup>	START-UP MODE	MODE DESCRIPTION
0	EEPROM + I <sup>2</sup> C (Soft pin mode)	Registers are initialized from EEPROM, and I <sup>2</sup> C interface is enabled.  Logic pins:  SDA/SDI, SCL/SCK: I <sup>2</sup> C Data, I <sup>2</sup> C Clock (open-drain)  GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used.  GPIO1/SCS (1): I <sup>2</sup> C Address LSB Select (Low = 00b, Float = 01b, High = 10b)  GPIO2/SDO/FINC (2): DPLL DCO Frequency Increment (active high)  STATUS1/FDEC (2): DPLL DCO Frequency Decrement (active high), or Status output
Float (V <sub>IM</sub> )	EEPROM + SPI (Soft pin mode)	Registers are initialized from EEPROM, and SPI is enabled. Logic pins:  SDA/SDI, SCL/SCK: SPI Data In (SDI), SPI Clock (SCK)  GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used.  GPIO1/SCS: SPI Chip Select (SCS)  GPIO2/SDO/FINC: SPI Data Out (SDO)
1	Unused	For TI internal testing only.

- (1) The input levels on these pins are sampled only during POR.
- (2) FINC and FDEC pins are only available when DCO mode and GPIO pin control are enabled by registers.

#### **Note**

To verify proper start-up into EEPROM + SPI Mode, the HW\_SW\_CTRL, STATUS0, and STATUS1 pins must all be floating or biased to  $V_{IM}$  (0.8V typical) before the PDN pin is pulled high. These three pins momentarily operate as 3-level inputs and get sampled at the low-to-high transition of PDN to determine the device start-up mode during POR. If any of these pins are connected to a system host (MCU or FPGA), TI recommends using external biasing resistors on each pin (10k $\Omega$  pullup to 3.3V with 3.3k $\Omega$  pulldown to GND) to set the inputs to  $V_{IM}$  during POR. After power up, the STATUS pins can operate as LVCMOS outputs to overdrive the external resistor bias for normal status operation.



## **5 Specifications**

## 5.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
VDD <sup>(2)</sup>	Core supply voltages	-0.3	3.6	V
VDDO <sup>(3)</sup>	Output supply voltages	-0.3	3.6	V
V <sub>IN</sub>	Input voltage range for clock and logic inputs	-0.3	VDD+0.3	V
V <sub>OUT_LOGIC</sub>	Output voltage range for logic outputs	-0.3	VDD+0.3	V
V <sub>OUT</sub>	Output voltage range for clock outputs	-0.3	VDDO+0.3	V
TJ	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature range	-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) VDD refers to all core supply pins or voltages. Power on all VDD core supplies must be applied before the PDN is pulled high to trigger the internal power-on reset (POR).
- (3) VDDO refers to all output supply pins or voltages. VDDO\_x refers to the output supply for a specific output channel, where x denotes the channel index.

## 5.2 ESD Ratings

				VALUE	UNIT
Γ,	V <sub>(ESD)</sub> Electrostatic discharge	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	\/
		discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins <sup>(2)</sup>	±750	v

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VDD <sup>(1)</sup>	Core supply voltages	3.135	3.3	3.465	V
		1.71	1.8	1.89	V
VDDO_x <sup>(2)</sup>	Output supply voltage for AC-LVDS/CML/LVPECL or HCSL driver	2.375	2.5	2.625	V
		3.135	3.3	3.465	V
VDDO_x <sup>(2)</sup>	Output supply voltage for 1.8V LVCMOS driver <sup>(3)</sup>	1.71	1.8	1.89	V
V <sub>IN</sub>	Input voltage range for clock and logic inputs	0		3.465	V
TJ	Junction temperature			125	°C
t <sub>VDD</sub>	Power supply ramp time <sup>(4)</sup>	0.01		100	ms
n <sub>EEcyc</sub>	EEPROM program cycles <sup>(5)</sup>			100	cycles

- (1) VDD refers to all core supply pins or voltages. Power on all VDD core supplies must be applied before internal power-on reset (POR).
- (2) VDDO refers to all-output supply pins or voltages. VDDO\_x refers to the output supply for a specific output channel, where x denotes the channel index
- (3) The LVCMOS driver supports full rail-to-rail swing when VDDO\_x is 1.8V ±5%. When VDDO\_x is 2.5V or 3.3V, the LVCMOS driver does not fully swing to the positive rail due to the dropout voltage of the internal LDO regulator of output channel.
- (4) Time for VDD to ramp monotonically above 2.7V for proper internal power-on reset. For slower or non-monotonic VDD ramp, hold PDN low until after VDD voltages are valid.
- (5) n<sub>EEcyc</sub> specifies the maximum EEPROM program cycles allowed for customer programming. The initial count of factory-programmed cycles is non-zero due to production tests, but factory-programmed cycles are excluded from the n<sub>EEcyc</sub> limit. The total number of EEPROM program cycles can be read from the 8-bit NVM count status register (NVMCNT), which automatically increments by 1 on each successful programming cycle. TI does not guarantee EEPROM endurance if the n<sub>EEcyc</sub> limit is exceeded by the customer.

## 5.4 Thermal Information: 4-Layer JEDEC Standard PCB

		LMK05318B -Q1	
	THERMAL METRIC <sup>(1)</sup> (2) (3)	RGZ (VQFN)	UNIT
		48 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	23.3	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	13.2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	7.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	7.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the application note, Semiconductor and IC Package Thermal Metrics
- (2) The thermal information is based on a 4-layer JEDEC standard board with 25 thermal vias (5 x 5 pattern, 0.3mm holes).
- (3) Ψ<sub>JB</sub> can allow the system designer to measure the board temperature (T<sub>PCB</sub>) with a fine-gauge thermocouple and back-calculate the device junction temperature, T<sub>J</sub> = T<sub>PCB</sub> + (Ψ<sub>JB</sub> x Power). Measurement of Ψ<sub>JB</sub> is defined by JESD51-6.

## 5.5 Thermal Information: 10-Layer Custom PCB

		LMK05318B -Q1	
	THERMAL METRIC <sup>(1)</sup> (2) (3)	RGZ (VQFN)	UNIT
		48 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	9.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	4.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	4.4	°C/W

- (1) For more information about traditional and new thermal metrics, see the application note, Semiconductor and IC Package Thermal Metrics.
- (2) The thermal information is based on a 10-layer 200mm x 250mm x 1.6mm board with 25 thermal vias (5 x 5 pattern, 0.3mm holes).
- (3) Ψ<sub>JB</sub> can allow the system designer to measure the board temperature (T<sub>PCB</sub>) with a fine-gauge thermocouple and back-calculate the device junction temperature, T<sub>J</sub> = T<sub>PCB</sub> + (Ψ<sub>JB</sub> x Power). Measurement of Ψ<sub>JB</sub> is defined by JESD51-6.

#### 5.6 Electrical Characteristics

Over Recommended Operating Conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT					
POWER SUPPL	POWER SUPPLY CHARACTERISTICS										
IDD_DIG	Core Current Consumption (VDD_DIG)			21		mA					
IDD_IN	Core Current Consumption (VDD_IN)			43		mA					
IDD_PLL1	Core Current Consumption (VDD_PLL1)	DPLL and APLL1 enabled		110		mA					
IDD_XO	Core Current Consumption (VDD_XO)			20		mA					
IDD_PLL2	Core Current Consumption	APLL2 disabled		18.5		mA					
		APLL2 enabled		120		mA					



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Output mux and divider enabled, excludes driver Divider value = 2 to 6		65		mA
IDDO	Output Current Consumption, per	Output mux and divider enabled, excludes driver Divider value > 6		70		mA
IDDO_x	channel <sup>(3)</sup> (VDDO_x)	AC-LVDS	·	11		mA
	(	AC-CML		16		mA
		AC-LVPECL		18		mA
		HCSL, 50Ω load to GND		25		mA
		1.8V LVCMOS (x2), 100MHz		4.7		mA
IDD <sub>PDN</sub>	Total Current Consumption (all VDD and VDDO pins, 3.3V)	Device powered-down (PDN pin held low)		56	75	mA
XO INPUT C	HARACTERISTICS (XO)					
f <sub>IN</sub>	Input frequency range		10		100	MHz
V <sub>IN-SE</sub>	Single-ended input voltage swing	Single ended input, internal AC coupling	0.4		2.6	Vpp
V <sub>IN-DIFF</sub>	Differential input peak to peak voltage swing <sup>(16)</sup>	Differential input	0.4		2	Vpp
V <sub>ID</sub>	Differential input voltage swing <sup>(12)</sup>	Differential input	0.2		1	V
dV/dt	Input slew rate <sup>(14)</sup>		0.2	0.5		V/ns
IDC	Input duty cycle		40		60	%
I <sub>IN</sub>	Input leakage	$50\Omega$ and $100\Omega$ internal terminations disabled	-350		350	μΑ
REFERENC	E INPUT CHARACTERISTICS (PRIRE	F, SECREF)				
£	Input fraguency range	Differential input <sup>(4)</sup>	5		800	MHz
f <sub>IN</sub>	Input frequency range	LVCMOS input	1E-6		250	MHz
V <sub>IH</sub>	Input high voltage	DC-coupled input	1.8			٧
V <sub>IL</sub>	Input low voltage	DC-coupled input			0.6	٧
V <sub>IN-SE</sub>	Single-ended input voltage swing	AC-coupled input	0.4		2.6	Vpp
.,	Differential input peak to peak	Differential input, V <sub>HYST</sub> = 50mV	0.4		2	Vpp
V <sub>IN-DIFF</sub>	voltage swing <sup>(16)</sup>	Differential input, ,V <sub>HYST</sub> = 200mV	0.7		2	Vpp
.,	D:#	Differential input, V <sub>HYST</sub> = 50mV	0.2		1	٧
$V_{ID}$	Differential input voltage swing <sup>(12)</sup>	Differential input, V <sub>HYST</sub> = 200mV	0.35		1	٧
dV/dt	Input slew rate <sup>(14)</sup>		0.2	0.5		V/ns
I <sub>IN</sub>	Input leakage	$50\Omega$ and $100\Omega$ internal terminations disabled	-350		350	μΑ
VCO CHAR	ACTERISTICS					
f <sub>VCO1</sub>	VCO1 Frequency Range		2499.75	2500	2500.25	MHz
f <sub>VCO2</sub>	VCO2 Frequency Range		5500		6250	MHz
ΔT <sub>CL</sub>	Allowable Temperature Drift for Continuous Lock	After programming for lock, no changes to output configuration are permitted to provide continuous lock			125	℃



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
APLL CHARA	ACTERISTICS					
f <sub>PD1</sub>	APLL1 Phase Detector Frequency		1		100	MHz
f <sub>PD2</sub>	APLL2 Phase Detector Frequency		12		150	MHz
t <sub>APLL1-LOCK</sub>	APLL1 lock time <sup>(13)</sup>	Time between soft or hard reset and APLL1 output stable within ± 25ppm f <sub>XO</sub> = 48MHz, f <sub>PD1</sub> = f <sub>XO</sub> /2		1.0		ms
•	APLL2 lock time <sup>(13)</sup>	Time between soft or hard reset and APLL2 output stable within ± 25ppm, f <sub>XO</sub> = 48MHz, f <sub>PD2</sub> = f <sub>XO</sub> /2		2.5		ms
<sup>t</sup> APLL2-LOCK	APLLZ lock time(10)	Time between soft or hard reset and APLL2 output stable within ± 25ppm, f <sub>XO</sub> = 48MHz, f <sub>PD2</sub> = f <sub>VCO1</sub> /18		2.5		ms
AC-LVDS OU	TPUT CHARACTERISTICS (OUTx)			,	'	
f <sub>OUT</sub>	Output frequency <sup>(5)</sup>				1250	MHz
		25MHz ≤ f <sub>OUT</sub> ≤ 800MHz; TYP at 156.25MHz	250	390	450	mV
		f <sub>OUT</sub> = 50MHz	285	400	450	mV
$V_{OD}$	Output voltage swing (V <sub>OH</sub> - V <sub>OL</sub> )	100MHz ≤ f <sub>OUT</sub> ≤ 200MHz	275	390	450	mV
OD	Surput voltage suming (VOH VOL)	f <sub>OUT</sub> = 312.5MHz	270	385	450	mV
		f <sub>OUT</sub> = 625MHz	250	310	450	mV
		f <sub>OUT</sub> = 1250MHz		280		mV
V <sub>OUT-DIFF</sub>	Differential output voltage swing, peak-to-peak			2×V <sub>OD</sub>		Vpp
V <sub>OS</sub>	Output common mode		100		430	mV
t <sub>SK</sub>	Output-to-output skew	Same post divider, output divide values, and output type			100	ps
		20% to 80%, < 300MHz		225	350	ps
t <sub>R</sub> /t <sub>F</sub>	Output rise/fall time <sup>(13)</sup>	± 100mV around center point, 300MHz ≤ f <sub>OUT</sub> ≤ 800MHz		85	250	ps
PN <sub>FLOOR</sub>	Output phase noise floor	f <sub>OUT</sub> = 156.25MHz; f <sub>OFFSET</sub> > 10MHz		-160		dBc/Hz
ODC	Output duty cycle <sup>(10)</sup>		45		55	%
AC-CML OUT	PUT CHARACTERISTICS (OUTx)					
f <sub>оит</sub>	Output frequency <sup>(5)</sup>				1250	MHz
		25MHz ≤ f <sub>OUT</sub> ≤ 800MHz; TYP at f <sub>OUT</sub> = 156.25MHz	400	600	800	mV
		f <sub>OUT</sub> = 50MHz	500	620	700	mV
$V_{OD}$	Output voltage swing (V <sub>OH</sub> - V <sub>OL</sub> )	100MHz ≤ f <sub>OUT</sub> ≤ 200MHz	490	600	690	mV
		f <sub>OUT</sub> = 312.5MHz	480	580	680	mV
		f <sub>OUT</sub> = 625MHz	350	460	600	mV
		f <sub>OUT</sub> = 1250MHz		400		mV
V <sub>OUT-DIFF</sub>	Differential output voltage swing, peak-to-peak			2×V <sub>OD</sub>		Vpp
V <sub>OS</sub>	Output common mode		150		550	mV
t <sub>SK</sub>	Output-to-output skew	Same post divider, output divide values, and output type			100	ps
		20% to 80%, < 300MHz		225	300	ps
t <sub>R</sub> /t <sub>F</sub>	Output rise/fall time <sup>(13)</sup>	± 100mV around center point, 300MHz ≤ f <sub>OUT</sub> ≤ 800MHz		50	150	ps



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PN <sub>FLOOR</sub>	Output phase noise floor	f <sub>OUT</sub> = 156.25MHz; f <sub>OFFSET</sub> > 10MHz		-160		dBc/Hz
ODC	Output duty cycle <sup>(10)</sup>		45	,	55	%
AC-LVPECL	OUTPUT CHARACTERISTICS (OUT)	<b>(</b> )			1	
f <sub>OUT</sub>	Output frequency <sup>(5)</sup>				1250	MHz
		25MHz ≤ f <sub>OUT</sub> ≤ 800MHz; TYP at f <sub>OUT</sub> = 156.25MHz	450	780	1000	mV
		f <sub>OUT</sub> = 50MHz	660	810	920	mV
$V_{OD}$	Output voltage swing (V <sub>OH</sub> - V <sub>OL</sub> )	100MHz ≤ f <sub>OUT</sub> ≤ 200MHz	640	780	900	mV
- 00	- ap a range and (10H 10L)	f <sub>OUT</sub> = 312.5MHz	620	740	880	mV
		f <sub>OUT</sub> = 625MHz	500	620	760	mV
		f <sub>OUT</sub> = 1250MHz	,	510		mV
V <sub>OUT-DIFF</sub>	Differential output voltage swing, peak-to-peak			2×V <sub>OD</sub>		Vpp
V <sub>OS</sub>	Output common mode		300		700	mV
t <sub>SK</sub>	Output-to-output skew	Same post divider, output divide values, and output type			100	ps
		20% to 80%, < 300MHz		200	300	ps
$t_R/t_F$	Output rise/fall time <sup>(13)</sup>	± 100mV around center point, 300MHz ≤ f <sub>OUT</sub> ≤ 800MHz		35	100	ps
PN <sub>FLOOR</sub>	Output phase noise floor	f <sub>OUT</sub> = 156.25MHz; f <sub>OFFSET</sub> > 10MHz		-162		dBc/Hz
ODC	Output duty cycle <sup>(10)</sup>		45		55	%
HCSL OUTP	UT CHARACTERISTICS (OUTx)				I	
f <sub>OUT</sub>	Output frequency <sup>(5)</sup>				625	MHz
V <sub>OH</sub>	Output high voltage	f <sub>OUT</sub> ≤ 400MHz	600		880	mV
		f <sub>OUT</sub> = 625MHz	500		800	mV
V <sub>OL</sub>	Output low voltage		-150		150	mV
t <sub>SK</sub>	Output-to-output skew	Same post divider, output divide values, and output type			100	ps
dV/dt	Output slew rate <sup>(13)</sup>	±150mV around center point, f <sub>OUT</sub> ≤ 400MHz	1.6		4	V/ns
PN <sub>FLOOR</sub>	Output phase noise floor (f <sub>OFFSET</sub> > 10MHz)	100MHz		-160		dBc/Hz
ODC	Output duty cycle <sup>(10)</sup>		45	,	55	%
1.8V LVCMO	S OUTPUT CHARACTERISTICS		,			
f <sub>OUT</sub>	Output frequency	OUT4, OUT5, OUT6 or OUT7	1E–6		200	MHz
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = 1mA	1.2			V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 1mA	,		0.4	V
I <sub>OH</sub>	Output high current		,	-23		mA
I <sub>OL</sub>	Output low current			20		mA
t <sub>R</sub> /t <sub>F</sub>	Output rise/fall time	20% to 80%		250		ps
	Output-to-output skew	Same post divider, output divide values, and output type			100	ps
t <sub>sk</sub>	Output-to-output skew	Same post divider, output divide values, LVCMOS-to-DIFF			1.5	ns
PN <sub>FLOOR</sub>	Output phase noise floor	f <sub>OUT</sub> = 66.66MHz; f <sub>OFFSET</sub> > 10MHz	,	-160		dBc/Hz
ODC	Output duty cycle <sup>(10)</sup>		45		55	%
R <sub>OUT</sub>	Output impedance			50		Ω

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
3-LEVEL LO		N_SW_CTRL, GPIO1, REFSEL, STATUS[1	:0])		
V <sub>IH</sub>	Input high voltage		1.4		V
$V_{IM}$	Input mid voltage	Input floating with internal bias and PDN pulled low	0.7	0.9	V
V <sub>IL</sub>	Input low voltage			0.4	V
Іін	Input high current	V <sub>IH</sub> = VDD	-40	40	μA
I <sub>IL</sub>	Input low current	V <sub>IL</sub> = GND	-40	40	μA
2-LEVEL LO	GIC INPUT CHARACTERISTICS (PE	ON, GPIO[2:0], SDI, SCK, SCS)			
V <sub>IH</sub>	Input high voltage		1.2		V
V <sub>IL</sub>	Input low voltage			0.6	V
I <sub>IH</sub>	Input high current	V <sub>IH</sub> = VDD	-40	40	μA
I <sub>IL</sub>	Input low current	V <sub>IL</sub> = GND	-40	40	μA
LOGIC OUT	PUT CHARACTERISTICS (STATUS[	1:0], SDO)			
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = 1mA	2.4		V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 1mA		0.4	V
t <sub>R</sub> /t <sub>F</sub>	Output rise/fall time	20% to 80%, LVCMOS mode, 1kΩ to GND		500	ps
SPI TIMING I	REQUIREMENTS (SDI, SCK, SCS, S	DO)	,	1	
	SPI clock rate			20	MHz
f <sub>SCK</sub>	SPI clock rate; NVM write			5	MHz
t <sub>1</sub>	SCS to SCK setup time		10		ns
t <sub>2</sub>	SDI to SCK setup time		10		ns
t <sub>3</sub>	SDI to SCK hold time		10		ns
t <sub>4</sub>	SCK high time		25		ns
t <sub>5</sub>	SCK low time		25		ns
t <sub>6</sub>	SCK to SDO valid read-back data	a		20	ns
t <sub>7</sub>	SCS pulse width		20		ns
t <sub>8</sub>	SDI to SCK hold time		10		ns
I <sup>2</sup> C-COMPAT	IBLE INTERFACE CHARACTERIST	ICS (SDA, SCL)			
V <sub>IH</sub>	Input high voltage		1.2		V
V <sub>IL</sub>	Input low voltage			0.6	V
I <sub>IH</sub>	Input leakage		-15	15	μA
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 3mA		0.3	V
	125	Standard		100	
f <sub>SCL</sub>	I <sup>2</sup> C clock rate	Fast mode		400	kHz
t <sub>SU(START)</sub>	START condition setup time	SCL high before SDA low	0.6		μs
t <sub>H(START)</sub>	START condition hold time	SCL low after SDA low	0.6		μs
t <sub>W(SCLH)</sub>	SCL pulse width high		0.6		μs
t <sub>W(SCLL)</sub>	SCL pulse width low		1.3		μs
t <sub>SU(SDA)</sub>	SDA setup time		100		ns
t <sub>H(SDA)</sub>	SDA hold time	SDA valid after SCL low	0		μs
t <sub>R(IN)</sub>	SDA/SCL input rise time			300	ns
t <sub>F(IN)</sub>	SDA/SCL input fall time			300	ns
t <sub>F(OUT)</sub>	SDA output fall time	C <sub>BUS</sub> ≤ 400pF		300	ns
t <sub>SU(STOP)</sub>	STOP condition setup time	1	0.6		μs



	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t <sub>BUS</sub>	Bus free time between STOP and START		1.3		μs
POWER SUP	PLY NOISE REJECTION (PSNR) / CF	ROSSTALK SPURS			_
		$V_{DD}$ = 3.3V, $V_{DDO_x}$ = 3.3V, 156.25MHz, AC-DIFF output		-83	dBc
PSNR <sub>50mV</sub>	Spur induced by power supply	$V_{DD}$ = 3.3V, $V_{DDO_x}$ = 3.3V, 156.25MHz, HCSL output		<b>-78</b>	dBc
1 ON COMV	noise (V <sub>N</sub> = 50mVpp) <sup>(6) (7)</sup>	$V_{DD}$ = 3.3V, $V_{DDO_x}$ = 2.5V, 156.25MHz, AC-DIFF output		-73	dBc
		V <sub>DD</sub> = 3.3V, V <sub>DDO_x</sub> = 2.5V, 156.25 MHz, HCSL output		-68	dBc
		$V_{DD}$ = 3.3V, $V_{DDO_x}$ = 1.8V, 156.25MHz, AC-DIFF output		-63	dBc
PSNR <sub>25mV</sub>	Spur induced by power supply noise $(V_N = 25mVpp)^{(6)}$ (7)	$V_{DD}$ = 3.3V, $V_{DDO_x}$ = 1.8V, 156.25MHz, HCSL output		-58	dBc
		$V_{DD}$ = 3.3V, $V_{DDO_x}$ = 1.8V, 156.25MHz, LVCMOS output		<b>–45</b>	dBc
SPUR <sub>XTALK</sub>	Spur level due to output-to-output crosstalk (adjacent channels) <sup>(7)</sup>	f <sub>OUTx</sub> = 156.25MHz, f <sub>OUTy</sub> = 155.52MHz, AC		<b>–</b> 75	dBc
PLL CLOCK C	OUTPUT PERFORMANCE CHARAC	TERISTICS			
RJ	RMS Phase Jitter (12kHz to 20MHz)	625MHz AC-DIFF output from APLL1, $f_{XO}$ = 48MHz, $f_{PD1}$ = $f_{XO}$ /2, $f_{VCO1}$ = 2.5GHz		50 80	fs RMS
RJ	RMS Phase Jitter (12kHz to 20MHz)	625MHz AC-DIFF output from APLL1, $f_{XO}$ = 48MHz, $f_{PD1}$ = $f_{XO}/2$ , $f_{VCO1}$ = 2.5GHz. $f_{VCO1}$ = 2.5GHz; $V_{DDO}$ = 3.3V, power supply ripple $V_N \le 50$ mV, $100$ kHz $\le F_N \le 10$ MHz		55 100	fs RMS
RJ	RMS Phase Jitter (12kHz to 20MHz)	312.5MHz AC-DIFF output from APLL1, $f_{XO}$ = 48MHz, $f_{PD1}$ = $f_{XO}/2$ , $f_{VCO1}$ = 2.5GHz		50 80	fs RMS
RJ	RMS Phase Jitter (12kHz to 20MHz)	312.5MHz AC-DIFF output from APLL1, $f_{XO} = 48$ MHz, $f_{PD1} = f_{XO}/2$ , $f_{VCO1} = 2.5$ GHz. $f_{VCO1} = 2.5$ GHz; $V_{DDO} = 3.3$ V, power supply ripple $V_N \le 5$ 0mV, $100$ kHz $\le F_N \le 10$ MHz	55		) fs RMS
RJ	RMS Phase Jitter (12kHz to 20MHz)	156.25MHz AC-LVPECL output from APLL1, $f_{XO}$ = 48MHz, $f_{PD1}$ = $f_{XO}/2$ , $f_{VCO1}$ = 2.5GHz		60 90	fs RMS
RJ	RMS Phase Jitter (12kHz to 20MHz)	156.25MHz AC-LVPECL output from APLL1, $f_{XO}$ = 48MHz, $f_{PD1}$ = $f_{XO}/2$ , $f_{VCO1}$ = 2.5GHz; $V_{DDO}$ = 3.3V, power supply ripple ≤ 50mV, 100kHz ≤ $F_N$ ≤ 10MHz		65 135	i fs RMS
RJ	RMS Phase Jitter (12kHz to 20MHz) excluding ouput crosstalk spurs	155.52MHz AC-LVPECL output from APLL2 at OUT4, OUT5, OUT6 and OUT7. 156.25MHz from APLL1 at all other outputs. $f_{XO}$ = 48MHz, $f_{PD1}$ = $f_{XO}/2$ , $f_{VCO1}$ = 2.5GHz, $f_{PD2}$ = $f_{VCO1}/18$ , $f_{VCO2}$ = 5.59872GHz		125 200	fs RMS
RJ	RMS Phase Jitter (12kHz to 20MHz)	155.52MHz AC-LVPECL output from APLL2 at OUT4, OUT5, OUT6 and OUT7. 156.25MHz from APLL1 at all other outputs. $f_{XO}$ = 48MHz, $f_{PD1}$ = $f_{XO}/2$ , $f_{VCO1}$ = 2.5GHz, $f_{PD2}$ = $f_{VCO1}/18$ , $f_{VCO2}$ = 5.59872GHz		145	fs RMS



PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
RJ	RMS Phase Jitter (12kHz to 20MHz) excluding output crosstalk spurs	153.6MHz AC-LVPECL output from APLL2 at OUT4, OUT5, OUT6 and OUT7. 156.25MHz from APLL1 at all other outputs. $f_{XO} = 48$ MHz, $f_{PD1} = f_{XO}/2$ , $f_{VCO1} = 2.5$ GHz, $f_{PD2} = f_{VCO1}/18$ , $f_{VCO2} = 5.5296$ GHz		125	200	fs RMS
RJ	RMS Phase Jitter (12kHz to 20MHz)	153.6MHz AC-LVPECL output from APLL2 at OUT4, OUT5, OUT6 and OUT7. 156.25MHz from APLL1 at all other outputs. $f_{XO} = 48$ MHz, $f_{PD1} = f_{XO}/2$ , $f_{VCO1} = 2.5$ GHz, $f_{PD2} = f_{VCO1}/18$ , $f_{VCO2} = 5.5296$ GHz	150			fs RMS
BW	DPLL bandwidth range <sup>(8)</sup>	Programmed bandwidth setting	0.01		4000	Hz
J <sub>PK</sub>	DPLL closed-loop jitter peaking <sup>(11)</sup>	f <sub>REF</sub> = 25MHz, f <sub>OUT</sub> = 10MHz, DPLL BW = 0.1Hz or 10Hz		0.1		dB
J <sub>TOL</sub>	Jitter tolerance	Jitter modulation = 10Hz, 25.78125Gbps		6455		UI p-p
t <sub>HITLESS</sub>	Phase hit between two reference inputs with 0ppm error	Valid for a single switchover event between two clock inputs at the same frequency	± 50			ps
f <sub>HITLESS</sub>	Frequency transient during hitless switch	Valid for a single switchover event between two clock inputs at the same frequency		± 10		ppb

- (1) Total device current can be estimated by summing the individual IDD\_x and IDDO\_x per pin for all blocks enabled in a given configuration.
- (2) Configuration A (All PLL blocks on except APLL2 is disabled): f<sub>REF</sub> = 25MHz, f<sub>XO</sub> = 48MHz, f<sub>VCO1</sub> = 2.5GHz.
- (3) IDDO x current for an operating output is the sum of mux, divider, and an output format.
- (4) For a differential input clock below 5MHz, TI recommends to disable the differential input amplitude monitor and enable at least one other monitor (frequency, window detectors) to validate the input clock. Otherwise, consider using an LVCMOS clock for an input below 5MHz.
- (5) An output frequency over f<sub>OUT</sub> max spec is possible, but output swing can be less than V<sub>OD</sub> min specification.
- (6) PSNR is the single-sideband spur level (in dBc) measured when injecting sinusoidal noise with amplitude V<sub>N</sub> and frequency f<sub>N</sub> (between 100kHz and 1MHz) onto VDD and VDDO\_x pins.
- (7) DJ<sub>SPUR</sub> (ps pk-pk) = [2 × 10<sup>(dBd/20)</sup> / (π × f<sub>OUT</sub>) × 1E6], where dBc is the PSNR or SPUR level (in dBc) and f<sub>OUT</sub> is the output frequency (in MHz).
- (8) Actual loop bandwidth can be lower. The valid loop bandwidth range can be constrained by the DPLL TDC frequency used in a given configuration.
- (9) Assumes VDD and VDDO\_x supplies are ramped and XO input clock is stable in frequency and amplitude before the rising edge of PDN, PLLs start-up using serial calibration mode (PLL1 before PLL2), VCO wait timers set to 0.4ms, PLL wait timers set to 3ms, and outputs auto-mute during APLL lock only (DPLL auto-mute options disabled).
- (10) Parameter is specified for PLL outputs divided from either VCO domain.
- (11) DPLL closed-loop jitter peaking of 0.1dB or less is based on the DPLL bandwidth setting configured by the TICS Pro software tool.
- (12) Minimum limit applies for the minimum setting of the differential input amplitude monitor (xREF LVL SEL = 0).
- (13) Measured on the differential output waveform (OUTx P OUTx N). Output with 2pF load.
- (14) To meet the jitter performance listed in the subsequent sections of this data sheet, the minimum recommended slew rate for all input clocks is 0.5V/ns. Phase noise performance begins to degrade as the clock input slew rate is reduced. However, the device functions at slew rates down to the minimum listed. When compared to single-ended clocks, differential clocks (LVDS, LVPECL) are less susceptible to degradation in phase noise performance at lower slew rates due to the common mode noise rejection. TI also recommended to use the highest possible slew rate for differential clocks to achieve optimal phase noise performance at the device outputs.



# **5.7 Timing Diagrams**




Figure 5-1. SPI Timing Parameters




Figure 5-2. I<sup>2</sup>C Timing Diagram




Figure 5-3. Differential Output Voltage and Rise/Fall Time

Submit Document Feedback





Figure 5-4. Single-Ended Output Voltage and Rise/Fall Time




## 5.8 Typical Characteristics

Unless otherwise noted: VDD = 3.3V, VDDO = 1.8V,  $T_A$  = 25°C, AC-LVPECL output measured. **DPLL**:  $f_{REF}$  = 25MHz,  $f_{TDC}$  = 25MHz,  $g_{DPLL}$  = 10Hz,  $g_{DPLL}$  locked to reference. **APLL1**:  $g_{NO}$  = 48MHz,  $g_{DPLL}$  = 24MHz ( $g_{NO}$ ),  $g_{NO}$ 0 = 2500MHz,  $g_{NO}$ 1 = 2.5kHz,  $g_{DPLL}$ 1 = 2.5kHz,  $g_{DPLL}$ 2 mode. **APLL2**:  $g_{DPL}$ 2 = 138.8MHz ( $g_{NO}$ 1),  $g_{NO}$ 2 = 500kHz, Cascaded APLL2 mode for Figure 5-10 and Figure 5-11. The PLL output clock phase noise at different frequency offsets are determined by different noise contributors, such as external clock input sources (REF IN, OCXO, XO) and internal noise sources (PLL, VCO), as well as the configured PLL loop bandwidths (BW<sub>REF-DPLL</sub>, BW<sub>TCXO-DPLL</sub>, BW<sub>APLL</sub>). The phase noise profile shown for each external clock source ( $g_{SOURCE}$ ) was normalized to the PLL output frequency ( $g_{OUT}$ 1) by adding 20×LOG<sub>10</sub>( $g_{OUT}$ 1 from the measured phase noise of the source.




Jitter = 40fs RMS (12kHz to 20MHz) DPLL Mode (APLL2 Disabled)

Figure 5-5. 625MHz Output Phase Noise (APLL1)



Jitter = 56fs RMS (12kHz to 20MHz) DPLL Mode (APLL2 Disabled)

Figure 5-7. 156.25MHz Output Phase Noise (APLL1)



Jitter = 47fs RMS (12kHz to 20MHz) DPLL Mode (APLL2 Disabled)

Figure 5-6. 312.5MHz Output Phase Noise (APLL1)



Jitter = 63fs RMS (12kHz to 20MHz)
DPLL Mode (APLL2 Disabled)

Figure 5-8. 125MHz Output Phase Noise (APLL1)

Submit Document Feedback


Copyright © 2024 Texas Instruments Incorporated





Jitter = 74fs RMS (12kHz to 20MHz) DPLL Mode (APLL2 Disabled)


Figure 5-9. 100MHz Output Phase Noise (APLL1)



Jitter = 117fs RMS (12kHz to 20MHz) DPLL Mode With Cascaded APLL2

 $f_{VCO2} = 5598.72MHz$ 


Figure 5-10. 155.52MHz Output Phase Noise (APLL2)



Jitter = 120fs RMS (12kHz to 20MHz) DPLL Mode With Cascaded APLL2

 $f_{VCO2} = 5737.5MHz$ 


Figure 5-11. 212.5MHz Output Phase Noise (APLL2)



50mVpp noise injected onto supplies (VDD = 3.3V, VDDO = 3.3V)

Figure 5-12. PSNR vs Noise Frequency (50mVpp) For 156.25MHz Output





25mVpp noise injected onto supplies (VDD = 3.3V, VDDO = 1.8V)

 $DJ_{SPUR}$  (ps pk-pk) = 2 ×  $10^{(dBc/20)}$  / ( $\pi$  ×  $f_{OUT}$ ) × 1E6, where dBc is the PSNR spur level (in dBc) and  $f_{OUT}$  is the output frequency (in MHz)

Figure 5-13. PSNR vs Noise Frequency (25mVpp) For 156.25MHz Output




Figure 5-14. Output Swing vs Frequency

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



## **6 Parameter Measurement Information**

# **6.1 Output Clock Test Configurations**




Figure 6-1. LVCMOS Output Test Configuration




Figure 6-2. LVCMOS Output Phase Noise Test Configuration




Figure 6-3. AC-LVPECL, AC-LVDS, AC-CML Output AC Test Configuration




Figure 6-4. AC-LVPECL, AC-LVDS, AC-CML Output Phase Noise Test Configuration




Figure 6-5. HCSL Output Test Configuration







Figure 6-6. HCSL Output Phase Noise Test Configuration



Single-sideband spur level measured in dBc with a known noise amplitude and frequency injected onto the device power supply.

Figure 6-7. Power Supply Noise Rejection (PSNR) Test Configuration

Product Folder Links: LMK05318B-Q1

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

## 7 Detailed Description

### 7.1 Overview

The LMK05318B-Q1 has two reference inputs, one digital PLL (DPLL), two analog PLLs (APLLs) with integrated VCOs, and eight output clocks with a RMS phase jitter of 50fs typical from APLL1 and 130fs typical from APLL2. APLL1 uses an ultra-high performance BAW VCO (VCO1) with a very high quality factor, and thus has no dependency on the phase noise or frequency of the external oscillator (XO) input clock. This minimizes the overall solution cost and allows the use of an off-the-shelf XO, TCXO, or OCXO selected to meet the free-run and holdover frequency stability requirements of the application. APLL1 is cascaded with the DPLL, allowing the APLL1 domain to be locked to the DPLL reference input for synchronous clock generation. APLL2 can be used to generate unrelated clock frequencies either locked to the APLL1 domain or the free-running XO input.

The DPLL reference input mux supports automatic input selection or manual input selection through software or pin control. The device provides hitless switching with proprietary phase cancellation for superior phase transient performance (±50ps typical). The reference clock input monitoring block monitors the clock inputs and performs a hitless switchover or holdover when a loss of reference (LOR) is detected. A LOR condition can be detected upon any violation of the threshold limits set for the input monitors, which include amplitude, missing pulse, runt pulse, and 1-PPS (pulse-per-second) detectors. The threshold limits for each input detector can be set and enabled per clock input. The tuning word history monitor feature allows the initial output frequency accuracy upon entry into holdover to be determined by the historical average frequency when locked, minimizing the frequency and phase disturbance during a LOR condition.

The device has eight outputs with programmable drivers, allowing up to eight differential clocks, or a combination of differential clocks and up to four 1.8V LVCMOS pairs (two outputs per pair). The output clocks can be selected from either APLL/VCO domain through the output muxes. The output dividers have a SYNC feature to allow multiple outputs to be phase-aligned. A 1-PPS output can be supported on Output 7 (OUT7).

To support IEEE 1588 PTP peripheral clock or other clock steering applications, the DPLL also supports DCO mode with less than 0.001-ppb (part per billion) frequency resolution for precise frequency and phase adjustment through external software or pin control.

The device is fully programmable through  $I^2C$  or SPI and supports custom start-up frequency configuration with the internal EEPROM, which is factory pre-programmed and in-system programmable if needed. Internal LDO regulators provide excellent PSNR to reduce the cost and complexity of the power delivery network. The clock input and PLL monitoring status can be observed through the status pins and interrupt registers for full diagnostic capability.

#### 7.1.1 ITU-T G.8262 (SyncE) Standards Compliance

The LMK05318B-Q1 meets the applicable requirements of the ITU-T G.8262 (SyncE) standard. See the *ITU-T G.8262 Compliance Test Result for the LMK05318* (SNAA316) application report for more information.



## 7.2 Functional Block Diagram





Figure 7-1. Top-Level Device Block Diagram

#### 7.2.1 PLL Architecture Overview

Figure 7-2 shows the PLL architecture implemented in the LMK05318B-Q1. The primary "PLL1" channel consists of a digital PLL (DPLL) and analog PLL (APLL1) with integrated BAW VCO (VCO1) capable of generating clocks with RMS phase jitter of 50fs typical. A secondary APLL (APLL2) with integrated LC VCO (VCO2) can be used as an additional clock generation domain with RMS phase jitter of 130fs typical.

The DPLL is comprised of a time-to-digital converter (TDC), digital loop filter (DLF), and 40-bit fractional feedback (FB) divider with sigma-delta-modulator (SDM). The APLLs are comprised of a reference (R) divider, phase-frequency detector (PFD), loop filter (LF), fractional feedback (N) divider with SDM, and VCO. APLL2 has a reference selection mux that allows APLL2 to be either locked to the VCO domain of the APLL1 (Cascaded APLL2) or locked to the XO input (Non-Cascaded APLL2). Otherwise, APLL2 can be disabled (powered-down) if this clock domain is not needed. The VCO of the APLL1 feeds the output clock distribution blocks directly, whereas the VCO of the APLL2 drives the clock distribution blocks through the VCO post-dividers.



A. DCO frequency adjustments can be software or pin controlled.

Figure 7-2. PLL Architecture

The following sections describe the basic principle of operation for DPLL mode and APLL-only mode. See *PLL Operating Modes* for more details on the PLL modes of operation including holdover.

#### 7.2.2 DPLL Mode

In DPLL mode, the external XO input source determines the free-run and holdover frequency stability and accuracy of the output clocks. The BAW VCO1 determines the APLL1 output clock phase noise and jitter performance over the 12kHz to 20MHz integration band, regardless of the frequency and jitter of the XO input. This design allows the use a cost-effective, low-frequency TCXO or OCXO as the external XO input to support standards-compliant frequency stability and low loop bandwidth (≤10Hz) required in synchronization applications like SyncE and IEEE 1588.

The principle of operation for DPLL mode after power-on reset and initialization is as follows. If APLL2 is in Cascaded mode as shown in Figure 7-3, VCO1 is held at the nominal center frequency of 2.5GHz while

APLL2 locks. Then APLL1 locks the VCO1 frequency to the external XO input and operates in free-run mode. Once a valid DPLL reference input is detected, the DPLL begins lock acquisition. The DPLL TDC compares the phase of the selected reference input clock and the FB divider clock (from VCO1) and generates a digital correction word corresponding to the phase error. The correction word is filtered by the DLF, and the DLF output controls the APLL1 N divider SDM to pull the VCO1 frequency into lock with the reference input. VCO2 tracks the VCO1 domain during DPLL lock acquisition and locked modes, allowing the user to synchronize the clock domain of the APLL2 to the DPLL reference input. Cascading APLL2 provides a high-frequency, ultra-low-jitter reference clock from VCO1 to minimize the APLL2 in-band phase noise or jitter impact that otherwise occurs if the reference of the APLL2 is from a XO/TCXO/OCXO with low frequency or high phase noise floor.

If APLL2 is not cascaded as shown in Figure 7-4, VCO2 locks to the XO input after initialization and operate independently of the DPLL/APLL1 domain.

When all reference inputs to the DPLL are lost, the PLLs enter holdover mode and track the stability and accuracy of the external XO source.

If DCO mode is enabled on the DPLL, a frequency deviation step value (FDEV) can be programmed and used to adjust (increment or decrement) the FB divider SDM of the DPLL, where the frequency adjustment effectively propagates through the APLL1 domain (and APLL2 domain if cascaded) to the output clocks.

The programmed DPLL loop bandwidth (BW<sub>DPLL</sub>) must be lower than all of the following:

- 1. 1/100th of the DPLL TDC rate
- 2. the APLL1 loop bandwidth (1kHz to 10kHz typical)
- 3. the maximum DPLL bandwidth setting of 4kHz.




Figure 7-3. DPLL Mode With Cascaded APLL2






Figure 7-4. DPLL Mode With Non-Cascaded APLL2



#### 7.2.3 APLL-Only Mode

In APLL-only mode, the external XO input source determines the free-run frequency stability and accuracy of the output clocks. The BAW VCO1 determines the APLL1 output clock phase noise and jitter performance over the 12kHz to 20MHz integration band, regardless of the frequency and jitter of the XO input.

The principle of operation for APLL-only mode after power-on reset and initialization is as follows. If APLL2 is in Cascaded mode as shown in Figure 7-5, VCO1 is held at the nominal center frequency of 2.5GHz while APLL2 locks. Then APLL1 locks the VCO1 frequency to the external XO input and operates in free-run mode. The DPLL blocks are not used and do not affect the APLLs. VCO2 tracks the VCO1 domain. Cascading APLL2 provides a high-frequency, ultra-low-jitter reference clock from VCO1 to minimize the APLL2 in-band phase noise or jitter impact that occurs otherwise if the reference of the APLL2 is from a XO/TCXO/OCXO with low frequency, high phase noise floor, or both.

If APLL2 is not cascaded as shown in Figure 7-4, VCO2 locks to the XO input after initialization and operate independent of the DPLL/APLL1 domain.




Figure 7-5. APLL-Only Mode With Cascaded APLL2

### 7.3 Feature Description

The following sections describe the features and functional blocks of the LMK05318B-Q1.

#### 7.3.1 Oscillator Input (XO\_P/N)

The XO input is the reference clock for the fractional-N APLLs. The XO input determines the output frequency accuracy and stability in free-run or holdover modes.

For DPLL mode, the XO frequency must have a **non-integer relationship** with the VCO1 frequency so APLL1 can operate in fractional mode. For APLL-only mode, the XO frequency can have an integer or fractional relationship with the VCO1 and/or VCO2 frequencies.

In DPLL mode applications, such as SyncE and IEEE 1588, the XO input can be driven by a low-frequency TCXO, OCXO, or external traceable clock that conforms to the frequency accuracy and holdover stability required by the applicable synchronization standard. TCXO and OCXO frequencies of 12.8MHz, 13MHz, 14.4MHz, 19.2MHz, 19.44MHz, 24MHz, 24.576MHz, 27MHz, 30.72MHz, 38.88MHz, 48MHz, 49.152MHz, and 54MHz are commonly available and cost-effective options that allow the APLL1 to operate in fractional mode for a VCO1 frequency of 2.5GHz.

An XO/TCXO/OCXO source with low-frequency or a high-phase jitter or noise floor has no impact on the output jitter performance because the BAW VCO determines the jitter and phase noise over the 12kHz to 20MHz integration bandwidth.

The XO input buffer has programmable input on-chip termination and AC-coupled input biasing configurations as shown in Figure 7-6. The XO input is internally AC-coupled through a series capacitance of 7pF and the input buffer capacitance. The effective capacitance seen by the XO\_P and XO\_N pins is typically less than 2pF. The buffered XO path also drives the XO input monitoring blocks.




Figure 7-6. XO Input Buffer

Table 7-1 lists the typical XO input buffer configurations for common clock interface types.

idalo i il Ao ilipat Dalloi illodo								
XO_TYPE	INPUT TYPE	INTERNAL SWITCH SETTINGS						
(R43[6:3])	INFOTTIFE	INTERNAL TERM. (S1, S2) <sup>(1)</sup>	INTERNAL BIAS (S3) <sup>(2)</sup>					
0x01	Differential (externally DC- or AC-coupled)	OFF	ON (1.3V)					
0x03	Differential (externally DC- or AC-coupled, internally terminated with 100Ω and AC-coupled)	100Ω	ON (1.3V)					

Table 7-1. XO Input Buffer Modes



## **Table 7-1. XO Input Buffer Modes (continued)**

XO_TYPE		INTERNAL	SWITCH SETTINGS
(R43[6:3])	INPUT TYPE	INTERNAL TERM. (S1, S2) <sup>(1)</sup>	INTERNAL BIAS (S3) <sup>(2)</sup>
0x04	HCSL (externally DC-coupled, internally terminated with 50Ω and AC-coupled)	50Ω	OFF
0x08	LVCMOS (externally DC-coupled, internally AC-coupled)	OFF	OFF
0x0C	Single-ended (externally DC-coupled, internally terminated with 50Ω and AC-coupled)	50Ω	OFF

<sup>(1)</sup> S1, S2: OFF = External termination is assumed.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

<sup>(2)</sup> S3: OFF = External input bias or DC coupling is assumed.

## 7.3.2 Reference Inputs (PRIREF\_P/N and SECREF\_P/N)

The reference inputs (PRIREF and SECREF) can accept differential or single-ended clocks. Each input has programmable input type, termination, and AC-coupled input biasing configurations as shown in Figure 7-7. Each input buffer drives the reference input mux of the DPLL block. The DPLL input mux can select from any of the reference inputs. The DPLL can switch between inputs with different frequencies if the inputs can be divided-down to a common frequency by DPLL R dividers. The reference input paths also drive the various detector blocks for reference input monitoring and validation.




Figure 7-7. Reference Input Buffer

Table 7-2 lists the reference input buffer configurations for common clock interface types.

Table 7-2.	Reference	Input	Buffer	Modes

			INTERNAL SWITCH SETTINGS		
xxxREF_TYPE (R46[3:0] / R46[7:4])	xxxREF_DC_ MODE (R40[2] / (R40[3])	MODE (R40[2] / (R40[3])		LVCMOS SLEW RATE DETECT (S4)	LVCMOS INTERNAL AC CAPACITOR BYPASS MODE (S5) <sup>(3)</sup>
0x00	0x00	Differential (externally DC- or AC-coupled, internally AC-coupled)	OFF	OFF	OFF
0x03	0x00	Differential (externally DC- or AC-coupled, internally terminated with $100\Omega$ and AC-coupled)	100Ω	OFF	OFF




Table 7-2. Reference Input Buffer Modes (continued)

			INTERNAL SWITCH SETTINGS			
xxxREF_TYPE (R46[3:0] / R46[7:4])	xxxREF_DC_ MODE (R40[2] / (R40[3])	INPUT TYPE	INTERNAL TERM. (S1, S2) <sup>(1)</sup>	LVCMOS SLEW RATE DETECT (S4)	LVCMOS INTERNAL AC CAPACITOR BYPASS MODE (S5) <sup>(3)</sup>	
0x04	0x00	HCSL (externally DC-coupled, internally terminated with 50Ω and AC-coupled)	50Ω	OFF	OFF	
0x08	0x00	LVCMOS (externally DC-coupled, internally AC-coupled)	OFF	ON	OFF	
0x08	0x01	LVCMOS (externally DC-coupled, internally DC-coupled)	OFF	OFF	ON	
0x0C	0x00	Single-ended (externally DC-coupled, internally terminated with 50Ω and AC- coupled)	50Ω	ON	OFF	

- (1) S1, S2: OFF = External termination is assumed.
- (2) S4: OFF = Differential input amplitude detector is used for all input types except LVCMOS or Single-ended.
- (3) S5: OFF = Internal AC Coupling capacitor (7pF) is used. Switch S5 is set by REF\_DC\_MODE register. R40[3] can be used to set S5 for Primary Reference. R40[2] can be used to set S5 for Secondary Reference.

### 7.3.3 Clock Input Interfacing and Termination

These figures show the recommended input interfacing and termination circuits. Unused clock inputs can be left floating or pulled down.



Copyright © 2020, Texas Instruments Incorporated

Figure 7-8. Single-Ended LVCMOS to XO Input (XO\_P)




Figure 7-9. Single-Ended LVCMOS (1.8, 2.5, 3.3V) to Reference (PRIREF\_P/SECREF\_P)






Figure 7-10. DC-Coupled LVPECL to Reference (PRIREF\_P/SECREF\_P) or XO Inputs




Figure 7-11. DC-Coupled LVDS to Reference (PRIREF/SECREF) or XO Inputs





Figure 7-12. DC-Coupled CML (Source Terminated) to Reference (PRIREF/SECREF) or XO Inputs



Copyright © 2020, Texas Instruments Incorporated

Figure 7-13. HCSL (Load Terminated) to Reference (PRIREF/SECREF) or XO Inputs




Figure 7-14. AC-Coupled Differential to Reference (PRIREF/SECREF) or XO Inputs

#### 7.3.4 Reference Input Mux Selection

For the DPLL block, the reference input mux selection can be done automatically using an internal state machine with a configurable input priority scheme, or manually through software register control or hardware pin control. The input mux can select from PRIREF or SECREF. The priority for all inputs can be assigned through registers. The priority ranges from 0 to 2, where 0 = ignore (never select), 1 = first priority, and 2 = second priority. When both inputs are configured with the same priority setting, PRIREF is given first priority. The selected input can be monitored through the status pins or register.

#### 7.3.4.1 Automatic Input Selection

There are two automatic input selection modes that can be set by register: Auto Revertive and Auto Non-Revertive.

- Auto Revertive: In this mode, the DPLL automatically selects the valid input with the highest configured
  priority. If a clock with higher priority becomes valid, the DPLL automatically switches over to that clock
  immediately.
- Auto Non-Revertive: In this mode, the DPLL automatically selects the highest priority input that is valid. If a higher priority input because valid, the DPLL does not switch over until the currently selected input becomes invalid.

## 7.3.4.2 Manual Input Selection

There are two manual input selection modes that can be set by a register: Manual with Auto-Fallback and Manual with Auto-Holdover. In either manual mode, the input selection can be done through register control (see Table 7-3) or hardware pin control (see Table 7-4).

- Manual with Auto-Fallback: In this mode, the manually selected reference is the active reference until the
  reference becomes invalid. If the reference becomes invalid, the DPLL automatically falls back to the highest
  priority input that is valid or qualified. If no prioritized inputs are valid, the DPLL enters holdover mode
  (if tuning word history is valid) or free-run mode. The DPLL exits holdover mode when the selected input
  becomes valid.
- Manual with Auto-Holdover: In this mode, the manually selected reference is the active reference until the
  reference becomes invalid. If the reference becomes invalid, the DPLL automatically enters holdover mode
  (if tuning word history is valid) or free-run mode. The DPLL exits holdover mode when the selected input
  becomes valid.

Table 7-3. Manual Input Selection by Register Bits

DPLL_REF_MAN_REG_SEL (R251[4])	DPLL_REF_MAN_SEL (R251[5])	SELECTED INPUT
0	0	PRIREF
1	0	SECREF

Table 7-4. Manual Input Selection by Hardware Pins

REFSEL (PIN 8)	DPLL_REF_MAN_SEL (R251[5])	SELECTED INPUT
0	1	PRIREF
Float (V <sub>IM</sub> )	1	Auto Select
1	1	SECREF

The reference input selection flowchart is shown in Figure 7-15.

Product Folder Links: LMK05318B-Q1

Submit Document Feedback




Figure 7-15. Reference Input Selection Flowchart

#### 7.3.5 Hitless Switching

The DPLL supports hitless switching through Tl's proprietary phase cancellation scheme. When hitless switching is enabled, the DPLL prevents a phase transient (phase hit) from propagating to the outputs when the two switched inputs have a fixed phase offset and are frequency-locked. The inputs are frequency-locked when the inputs have same exact frequency (0ppm offset), or have frequencies that are integer-related and can each be divided to a common frequency by integers. When hitless switching is disabled, a phase hit equal to the phase offset between the two inputs propagates to the output at a rate determined by the DPLL fastlock bandwidth. The hitless switching specifications (t<sub>HITLESS</sub> and f<sub>HITLESS</sub>) are valid for reference inputs with no wander. In the case where two inputs are switched but are not frequency-locked, the output smoothly transitions to the new frequency with reduced transient.

### 7.3.5.1 Hitless Switching With 1-PPS Inputs

Hitless switching between 1-PPS inputs is supported, but the switchover event must only occur after the DPLL has acquired lock. If a switchover occurs before the DPLL has locked initially, the switchover is not hitless and the DPLL takes an indeterminate amount of time to lock. In this case, issue a soft-reset for the DPLL to lock to the selected input. In an application, the system host can monitor the DPLL lock status through a STATUS pin or bit to determine when the DPLL has locked before allowing a switchover between 1-PPS inputs. The DPLL lock time is governed by the DPLL bandwidth (typically 10mHz for a 1-PPS input).



### 7.3.6 Gapped Clock Support on Reference Inputs

The DPLL supports locking to an input clock that has missing periods and is referred to as a gapped clock. Gapping severely increases the jitter of a clock, so the DPLL provides the high input jitter tolerance and low loop bandwidth necessary to generate a low-jitter periodic output clock. The resulting output is a periodic non-gapped clock with an average frequency of the input with the missing cycles. The gapped clock width cannot be longer than the reference clock period after the R divider (RPRI/SECREF / fPRI/SECREF). The reference input monitors must be configured to avoid any flags due to the worst-case clock gapping scenario to achieve and maintain lock. Reference switchover between two gapped clock inputs can violate the hitless switching specification if the switch occurs during a gap in either input clock.

#### 7.3.7 Input Clock and PLL Monitoring, Status, and Interrupts

The following section describes the input clock and PLL monitoring, status, and interrupt features.




Figure 7-16. Clock Monitors for Reference and XO Inputs

### 7.3.7.1 XO Input Monitoring

The XO input has a coarse frequency monitor to help qualify the input before the input is used to lock the APLLs.

The XO frequency detector clears the LOS\_XO\_FDET flag when the input frequency is detected within the supported range of 10MHz to 100MHz. The XO frequency monitor uses a RC-based detector and can not precisely detect if the XO input clock has sufficient frequency stability to verify successful VCO calibration during the PLL start-up when the external XO clock has a slow or delayed start-up behavior. See *Slow or Delayed XO Start-Up* for more information.

The XO frequency detector can be bypassed by setting the XO\_FDET\_BYP bit (shown as EN in Figure 7-16) so that the XO input is always considered valid by the PLL control state machine. The user can observe the LOS\_XO\_FDET status flag through the status pins and status bit.

## 7.3.7.2 Reference Input Monitoring

Each DPLL reference clock input is independently monitored for input validation before the reference clock is qualified and available for selection by the DPLL. The reference monitoring blocks include amplitude, missing

pulse, and runt pulse monitors. For a 1-PPS input, the phase valid monitor and LVCMOS input amplitude monitor are supported, while the differential input amplitude, missing pulse, and runt pulse monitors are not supported and must be disabled. A validation timer sets the minimum time for all enabled reference monitors to be clear of flags before an input is qualified.

The enablement and valid threshold for all reference monitors and validation timers are programmable per input. The reference monitors and validation timers are optional to enable, but are critical to achieve reliable DPLL lock and optimal transient performance during holdover or switchover events. The reference monitors and validation timers are also used to avoid selection of an unreliable or intermittent clock input. If a given detector is not enabled, the detector does not set a flag and is ignored. The status flag of any enabled detector can be observed through the status pins for any reference input (selected or not selected). The status flags of the enabled detectors can also be read through the status bits for the selected input of the DPLL.

#### 7.3.7.2.1 Reference Validation Timer

The validation timer sets the amount of time for each reference to be clear of flags from all enabled input monitors before the timer is qualified and valid for selection. The validation timer and enable settings are programmable.

#### 7.3.7.2.2 Amplitude Monitor

The reference amplitude detector determines if the input meets the amplitude-related threshold depending on the input buffer configuration. For differential input mode, the amplitude detector clears the LOR\_AMP flag when the differential input voltage swing (peak-to-peak) is greater than the minimum threshold selected by the registers (400, 500, or 600mVpp nominal). For LVCMOS input mode, the input slew rate detector clears the LOR\_AMP flag when the slew rate is faster than 0.2V/ns on the clock edge selected by the registers (rising edge, falling edge, or both edges). If either the differential or LVCMOS input clock does not meet the specified thresholds, the amplitude detector sets the LOR\_AMP flag and disqualify the input.

If the input frequency is below 5MHz, the differential input detector can signal a false flag. In this case, disable the amplitude detector and enable at least one other input monitor (frequency, window, or 1-PPS phase valid detector) to validate the input clock. The LVCMOS input detector can be used for low-frequency clocks down to 1Hz or 1 PPS.

#### 7.3.7.2.3 Frequency Monitoring

The precision frequency detector measures the frequency offset or error (in ppm) of all input clocks relative to the frequency accuracy of the XO input, which is considered as the "0ppm reference clock" for frequency comparison. The valid and invalid ppm frequency thresholds are configurable through the registers. The monitor clears the LOR\_FREQ flag when the relative input frequency error is less than the valid ppm threshold. Otherwise, the monitor sets the LOR\_FREQ flag when the relative input frequency error is greater than the invalid ppm threshold. The ppm delta between the valid and invalid thresholds provides hysteresis to prevent the LOR\_FREQ flag from toggling when the input frequency offset is crossing these thresholds.

A measurement accuracy (ppm) and averaging factor are used in computing the frequency detector register settings. A higher measurement accuracy (smaller ppm) or higher averaging factor increases the measurement delay to set or clear the flag, which allow more time for the input frequency to settle, and can also provide better measurement resolution for an input with high drift or wander. Note that higher averaging reduces the maximum frequency ppm thresholds that can be configured.

#### 7.3.7.2.4 Missing Pulse Monitor (Late Detect)

The missing pulse monitor uses a window detector to validate input clock pulses that arrive within the nominal clock period plus a programmable late window threshold ( $T_{LATE}$ ). When an input pulse arrives before  $T_{LATE}$ , the pulse is considered valid and the missing pulse flag is cleared. When an input pulse does not arrive before  $T_{LATE}$  (due to a missing or late pulse), the flag is set immediately to disqualify the input.

Typically, set the  $T_{LATE}$  higher than the longest clock period (including cycle-to-cycle jitter) of the input, or higher than the gap width for a gapped clock. The missing pulse monitor can act as a coarse frequency detector with

faster detection than the ppm frequency detector. The missing pulse monitor is supported for input frequencies between 2kHz and  $f_{VCO1}/12$  and must be disabled when outside this range.

The missing pulse and runt pulse monitors operate from the same window detector block for each reference input. The status flags for both these monitors are combined by logic-OR gate and can be observed through status pin. The window detector flag for the selected DPLL input can also be observed through the corresponding MISSCLK status bit.

# 7.3.7.2.5 Runt Pulse Monitor (Early Detect)

The runt pulse monitor uses a window detector to validate input clock pulses that arrive within the nominal clock period minus a programmable early window threshold ( $T_{EARLY}$ ). When an input pulse arrives after  $T_{EARLY}$ , the pulse is considered valid and the runt pulse flag is cleared. When an early or runt input pulse arrives before  $T_{EARLY}$ , the monitor sets the flag immediately to disqualify the input.

Typically,  $T_{EARLY}$  must be set lower than the shortest clock period (including cycle-to-cycle jitter) of the input. The early pulse monitor can act as a coarse frequency detector with faster detection than the ppm frequency detector. The early pulse monitor is supported for input frequencies between 2kHz and  $f_{VCO1}/12$  and must be disabled when outside of this range.




Figure 7-17. Early and Late Window Detector Examples

#### 7.3.7.2.6 Phase Valid Monitor for 1-PPS Inputs

The phase valid monitor is designed specifically for 1-PPS input validation because the frequency and window detectors do not support this mode. The phase valid monitor uses a window detector to validate 1-PPS input pulses that arrive within the nominal clock period  $(T_{IN})$  plus a programmable jitter threshold  $(T_{JIT})$ . When the input pulse arrives within the counter window  $(T_V)$ , the pulse is considered valid and the phase valid flag is cleared. When the input pulse does not arrive before  $T_V$  (due to a missing or late pulse), the flag is set immediately to disqualify the input.  $T_{JIT}$  must be set higher than the worst-case input cycle-to-cycle jitter.






Figure 7-18. 1-PPS Input Window Detector Example

#### 7.3.7.3 PLL Lock Detectors

The loss-of-lock (LOL) status is available for each APLL and the DPLL. The APLLs are monitored for loss-of-frequency lock only. The DPLL is monitored for both loss-of-frequency lock (LOFL) and loss-of-phase lock (LOPL). The DPLL lock threshold and loss-of-lock threshold are programmable for both LOPF and LOFL detectors.

The DPLL frequency lock detector clears the LOFL flag when the frequency error of the DPLL relative to the selected reference input is less than the lock ppm threshold. Otherwise, the DPLL frequency lock detector sets the LOFL flag when the frequency error of the DPLL is greater than the unlock ppm threshold. The ppm delta between the lock and unlock thresholds provides hysteresis to prevent the LOFL flag from toggling when the DPLL frequency error is crossing these thresholds.

A measurement accuracy (ppm) and averaging factor are used in computing the frequency lock detector register settings. A higher measurement accuracy (smaller ppm) or higher averaging factor increases the measurement delay to set or clear the LOFL flag. Higher averaging can be useful when locking to an input with high wander or when the DPLL is configured with a narrow loop bandwidth. Note that higher averaging reduces the maximum frequency ppm thresholds that can be configured.

The DPLL phase lock detector clears the LOPL flag when the phase error of the DPLL is less than the phase lock threshold. Otherwise, the lock detector sets the LOPL flag when the phase error is greater than the phase unlock threshold.

Users can observe the APLL and DPLL lock detector flags through the status pins and the status bits.






Figure 7-19. PLL Lock Detectors and History Monitor

## 7.3.7.4 Tuning Word History


The DPLL domain has a tuning word history monitor block that determines the initial output frequency accuracy upon entry into holdover. The tuning word can be updated from one of three sources depending on the DPLL operating mode:

- 1. Locked Mode: From the output of the digital loop filter when locked
- 2. Holdover Mode: From the final output of the history monitor
- 3. Free Run Mode: From the free-run tuning word register (user defined)

When the history monitor is enabled and the DPLL is locked, the history monitor effectively averages the reference input frequency by accumulating history from the digital loop filter output during a programmable averaging time ( $T_{AVG}$ ). Once the input becomes invalid, the final tuning word value is stored to determine the initial holdover frequency accuracy. Generally, a longer  $T_{AVG}$  time produces a more accurate initial holdover frequency. The stability of the 0ppm reference clock (XO input) determines the long-term stability and accuracy of the holdover output frequency.

There is also a separate programmable delay timer ( $T_{IGN}$ ) that can be set to ignore the history data that is corrupted just prior to entry into holdover. The history data can be corrupted if a tuning word update occurs while the input clock is failing and before the data is detected by the input monitors. Both  $T_{AVG}$  and  $T_{IGN}$  times are programmable through the HISTCNT and HISTDLY register bits, respectively, and are related to the TDC rate.

The tuning word history is initially cleared after a device hard-reset or soft-reset. After the DPLL locks to a new reference, the history monitor waits for the first  $T_{AVG}$  timer to expire before storing the first tuning word value and begins to accumulate history. The history monitor does not clear the previous history value during reference switchover or holdover exit. The history can be manually cleared or reset by toggling the history enable bit (HIST\_EN = 1  $\rightarrow$  0  $\rightarrow$  1), if needed.



(1) History count and delay windows are programmable.

Figure 7-20. Tuning Word History Windows

A switchover or holdover event can occur before the first tuning word is stored and available for use if the  $T_{AVG}$  period is set to minutes or hours (for obtaining a more precise historical average frequency). To overcome an early switchover event, there is an intermediate history update option (HIST\_INTMD). If the history is reset, then the intermediate average can be updated at intervals of  $T_{AVG}/2^K$ , where  $K = HIST_INTMD$  to 0, *during the first*  $T_{AVG}$  period only. If HIST\_INTMD = 0, there is no intermediate update and the first average is stored after the first  $T_{AVG}$  period. However, if HIST\_INTMD = 4, then four intermediate averages are taken at  $T_{AVG}/16$ ,  $T_{AVG}/8$ ,  $T_{AVG}/4$ , and  $T_{AVG}/2$ , as well as at  $T_{AVG}$ . After the first  $T_{AVG}$  period, all subsequent history updates occur at the  $T_{AVG}$  period.

When no tuning word history exists, the free-run tuning word value (TUNING\_FREE\_RUN) determines the initial holdover output frequency accuracy.



## 7.3.7.5 Status Outputs

The STATUS0 and STATUS1 pins can be configured to output various status signals and interrupt flags for device diagnostics and debug purposes. The status signal, output driver type, and output polarity settings are programmable. The status signals available at these pins are listed in Table 7-5. The status output drives high (active high) when the status signal is asserted, assuming the output polarity is not inverted (or active low).

**Table 7-5. Status Pin Signals Available per Device Block** 

DEVICE BLOCK MONITORED	STATUS SIGNAL (ACTIVE HIGH)
ХО	XO Loss of Signal (LOS)
	APLLx Lock Detected ( <del>LOL</del> )
	APLLx VCO Calibration Active
APLL1 and APLL2	APLLx N Divider, divide-by-2
	APLLx Digital Lock Detect (DLD)
	APLL2 R Divider, divide-by-2
EEPROM	EEPROM Active
All Inputs and PLLs	Interrupt (INTR)
	PRIREF/SECREF Monitor Divider Output, divide-by-2
	PRIREF/SECREF Amplitude Monitor Fault
PRIREF and SECREF	PRIREF/SECREF Missing or Early Pulse Monitor Fault
	PRIREF/SECREF Validation Timer Active
	PRIREF/SECREF Phase Validation Monitor Fault
	DPLL R Divider, divide-by-2
	DPLL FB Divider, divide-by-2
	DPLL Phase Lock Detected ( TOPL)
	DPLL PRIREF/SECREF Selected
DPLL	DPLL Holdover Active
	DPLL Reference Switchover Event
	DPLL Tuning History Update
	DPLL FastLock Active
	DPLL Loss of Lock (LOFL)

### 7.3.7.6 Interrupt

Any of the two status pins can be configured as a device interrupt output pin. The interrupt logic configuration is set through registers. When the interrupt logic is enabled, the interrupt output can be triggered from any combination of interrupt status indicators, including LOS for the XO, LOR for the selected DPLL input, LOL for each APLL and the DPLL, and holdover and switchover events for the DPLL. When the interrupt polarity is set high, a rising edge on the live status bit asserts the interrupt flag (sticky bit). Otherwise, when the polarity is set low, a falling edge on the live status bit asserts the interrupt flag. Any individual interrupt flag can be masked so the flag does not trigger the interrupt output. The unmasked interrupt flags are combined by the AND/  $\overline{OR}$  gate to generate the interrupt output, which can be selected on either status pin.

When a system host detects an interrupt from the LMK05318B-Q1, the host can read the interrupt flag or "sticky" registers to identify which bits are asserted to resolve the fault conditions in the system. After the system faults have been resolved, the host can clear the interrupt output by writing zeros to the sticky bits that were asserted.






Figure 7-21. Status and Interrupt



## 7.3.8 PLL Relationships

Figure 7-22 shows the PLL architecture implemented in the LMK05318B-Q1. The PLLs can be configured in the different PLL modes described in *PLL Architecture Overview*.




Figure 7-22. PLL Architecture

## 7.3.8.1 PLL Frequency Relationships

The following equations provide the PLL frequency relationships required to achieve closed-loop operation according to the selected PLL mode. The TICS Pro programming software can be used to generate valid divider settings based on the desired frequency plan configuration and PLL mode.

- To operate APLL1 in Free-run mode (locked to the XO input), the conditions in Equation 1 and Equation 2
  must be met.
- To operate APLL1 in DPLL mode, the conditions in Equation 1, Equation 2, Equation 3, and Equation 4 must be met.
- To operate APLL2 in Cascaded mode, the conditions in Equation 1, Equation 2, Equation 5, and Equation 7
  must be met.
- To operate APLL2 in Non-cascaded mode, the conditions in Equation 6 and Equation 7 must be met.

Note that any divider in the following equations refer to the actual divide value (or range) and not the programmable register value.

Equation 1 and Equation 2 relate to APLL1:

$$f_{PD1} = f_{XO} \times D_{XO} / R_{XO} \tag{1}$$

where

- f<sub>PD1</sub> = APLL1 phase detector frequency
- f<sub>XO</sub>: XO input frequency
- D<sub>XO</sub>: XO input doubler (1 = disabled, 2 = enabled)

R<sub>XO</sub>: APLL1 XO Input R divider value (1 to 32)

$$f_{VCO1} = f_{PD1} \times (INT_{APLL1} + NUM_{APLL1} / DEN_{APLL1})$$
(2)

#### where

- f<sub>VCO1</sub>: VCO1 frequency
- INT<sub>APLL1</sub>: APLL1 N divider integer value (12 bits, 1 to 2<sup>12</sup> 1)
- NUM<sub>APLL1</sub>: APLL1 N divider numerator value (40 bits, 0 to  $2^{40} 1$ )
- DEN<sub>APLL1</sub>: APLL1 N divider denominator value (fixed 2<sup>40</sup> or programmable 1 to 2<sup>24</sup>-1)
  - 0.0625 < NUM<sub>APLL1</sub> / DEN<sub>APLL1</sub> < 0.9375 (In DPLL Mode)</li>

### Equation 3 and Equation 4 relate to the DPLL:

$$f_{TDC} = f_{PRIREF} / R_{PRIREF} = f_{SECREF} / R_{SECREF}$$
 (3)

#### where

- f<sub>TDC</sub>: DPLL TDC input frequency (see Equation 3)
- f<sub>PRIREF</sub> or f<sub>SECREF</sub>: PRIREF or SECREF input frequency
- R<sub>PRIREE</sub> or R<sub>SECREE</sub>: PRIREF or SECREF R divider value (16 bits, 1 to 2<sup>16</sup> 1)

$$f_{VCO1} = f_{TDC} \times 2 \times PR_{DPLL} \times (INT_{DPLL} + NUM_{DPLL} / DEN_{DPLL})$$
(4)

#### where

- PR<sub>DPLL</sub>: DPLL prescaler divider value (2 to 17)
- INT<sub>DPLL</sub>: DPLL FB divider integer value (30 bits, 1 to 2<sup>30</sup> 1)
- NUM<sub>DPLL</sub>: DPLL FB divider numerator value (40 bits, 0 to 2<sup>40</sup> 1)
- DEN<sub>DPLI</sub>: DPLL FB divider denominator value (40 bits, 1 to 2<sup>40</sup>)

Equation 5, Equation 6, and Equation 7 relate to APLL2:

Cascaded APLL2: 
$$f_{PD2} = f_{VCO1} / (R_{APLL2\_PRE} \times R_{APLL2\_SEC})$$
 (5)

#### where

- f<sub>PD2</sub>: APLL2 phase detector frequency
- R<sub>APLL2 PRF</sub>: Cascaded APLL2 Pre R divider value (3 to 6)
- R<sub>APLL2</sub> SEC: Cascaded APLL2 Secondary R divider value (1 to 32)

Non-Cascaded APLL2: 
$$f_{PD2} = f_{XO} \times D_{XO}$$
 (6)

$$f_{VCO2} = f_{PD2} \times (INT_{APLL2} + NUM_{APLL2} / DEN_{APLL2})$$
(7)

#### where

- f<sub>VCO2</sub>: VCO2 frequency
- INT<sub>APLL2</sub>: APLL2 N divider integer value (9 bits, 1 to 2<sup>9</sup> 1)
- NUM<sub>APIL2</sub>: APLL2 N divider numerator value (24 bits, 0 to 2<sup>24</sup> 1)
- DEN<sub>APLL2</sub>: APLL2 N divider denominator value (fixed 2<sup>24</sup> or programmable 1 to 2<sup>24</sup>-1.)

Equation 8, Equation 9, Equation 10, and Equation 11 relate to the output frequency, which depends on the selected APLL clock source and output divider value:

APLL1 selected: 
$$f_{CHxMUX} = f_{VCO1}$$
 (8)

**APLL2 selected:** 
$$f_{CHxMUX} = f_{VCO2} / Pn_{APLL2}$$
 (9)

$$OUT[0:6]: f_{OUTx} = f_{CHxMUX} / OD_{OUTx}$$
(10)



**OUT7**: 
$$f_{OUT7} = f_{CH7MUX} / (OD_{OUT7} \times OD2)$$

(11)

#### where

- f<sub>CHxMUX</sub>: Output mux source frequency (APLL1 or APLL2 post-divider clock)
- Pn<sub>APLL2</sub>: APLL2 primary "P1" or secondary "P2" post-divide value (2 to 7)
- $f_{OLITx}$ : Output clock frequency (x = 0 to 7)
- OD<sub>OUTx</sub>: OUTx output divider value (8 bits, 1 to 28)
- OD2: OUT7 secondary output divider value (24 bits, 1 to 2<sup>24</sup>)
  - If OD2 > 1, then  $OD_{OUT7} \ge 6$

## 7.3.8.2 Analog PLLs (APLL1, APLL2)

APLL1 has a 24-bit (programmable) or40-bit(fixed) fractional-N divider and APLL2 has a 24-bit(programmable) fractional-N divider to support high-resolution frequency synthesis and very low phase noise and jitter. APLL1 has the ability to tune the VCO1 frequency through sigma-delta modulator (SDM) control in DPLL mode. APLL2 has the ability to lock the VCO2 frequency to the VCO1 frequency.

In free-run mode, APLL1 uses the XO input as an initial reference clock to VCO1. The PFD of the APLL1 compares the fractional-N divided clock with the reference clock and generates a control signal. The control signal is filtered by the APLL1 loop filter to generate the control voltage of the VCO1 to set the output frequency. The SDM modulates the N divider ratio to get the desired fractional ratio between the PFD input and the VCO output. APLL2 operates similar to APLL1, but the user can select the reference of the APLL2 from either the VCO1 clock or XO clock.

In DPLL mode, the APLL1 fractional SDM is controlled by the DPLL loop to pull the VCO1 frequency into lock with the DPLL reference input. If APLL2 derives the reference from VCO1, then VCO2 is effectively locked to the DPLL reference input, assuming there is no synthesis error introduced by the fractional N divide ratio of APLL2.

#### 7.3.8.3 APLL Reference Paths

### 7.3.8.3.1 APLL XO Doubler

The APLL XO doubler can be enabled to double the PFD frequency up to 50MHz for APLL1 and up to 150MHz for APLL2 in Non-cascaded mode. Enabling the XO doubler adds minimal noise and can be useful to increase the PFD frequency to optimize phase noise, jitter, and fractional spurs. The flat portion of the APLL phase noise can improve when the PFD frequency is increased.

## 7.3.8.3.2 APLL1 XO Reference (R) Divider

APLL1 has a 5-b XO R divider that can be used to meet the maximum APLL1 PFD frequency specification. The divider can also be used to provide the APLL1 fractional-N divide ratio (NUM/DEN) is between 0.0625 to 0.9375, which is recommended to support the DPLL frequency tuning range. Otherwise, the XO R divider can be bypassed (divide by 1).

## 7.3.8.3.3 APLL2 Reference (R) Dividers

APLL2 has a cascaded primary R divider (÷3 to ÷6) and secondary R divider (÷1 to ÷32) to divide-down the VCO1 clock to meet the maximum APLL2 PFD frequency specification in Cascaded APLL2 mode. The dividers can also be used to operate APLL2 in integer mode or avoid near-integer spurs in fractional mode.

### 7.3.8.4 APLL Phase Frequency Detector (PFD) and Charge Pump

The APLL1 PFD frequency can operate up to 50MHz and can be computed by Equation 1. APLL1 has programmable charge pump settings from 0 to 1500μA in 100μA steps. Best performance from APLL1 is achieved with a charge pump currents of 800µA or higher.

The APLL2 PFD frequency can operate up to 150MHz and can be computed by Equation 5 in Cascaded mode or Equation 6 in Non-cascaded mode. APLL2 has programmable charge pump settings of 1.6, 3.2, 4.8, or 6.4mA.

#### 7.3.8.5 APLL Feedback Divider Paths

The VCO output of each APLL is fed back to the PFD block through the fractional feedback (N) divider. The VCO1 output is also fed back to the DPLL feedback path in DPLL mode.

#### 7.3.8.5.1 APLL1 N Divider With SDM

The APLL1 fractional N divider includes a 12-b integer portion (INT), a 40-b numerator portion (NUM), a fixed 40-b or programmable 24-b denominator portion (DEN), and a sigma-delta modulator. The INT and NUM are programmable, while the denominator is fixed to  $2^{40}$  or programmable from 1 to  $2^{24}$  – 1 for the very high-frequency resolution on the VCO1 clock. The total APLL1 N divider value is: N = INT + NUM / DEN . Programmable denominator must be used in APLL mode only (DPLL powered down).

In APLL free-run mode, the PFD frequency and total N divider for APLL1 determine the VCO1 frequency, which can be computed by Equation 2.

#### 7.3.8.5.2 APLL2 N Divider With SDM

The APLL2 fractional N divider includes a 9-b integer portion (INT), a 24-b numerator portion (NUM), a fixed programmable 24-b denominator portion (DEN), and a sigma-delta modulator. The INT, NUM and DEN are programmable for high frequency resolution on the VCO2 clock. The total APLL2 N divider value is: N = INT + NUM / DEN.

The PFD frequency and total N divider for APLL2 determine the VCO2 frequency, which can be computed by Equation 7.

## 7.3.8.6 APLL Loop Filters (LF1, LF2)

APLL1 supports a programmable loop bandwidth from 100Hz to 10kHz (typical range), and APLL2 supports a programmable loop bandwidth from 100kHz to 1MHz (typical range). The loop filter components can be programmed to optimize the APLL bandwidth depending on the reference input frequency and phase noise. The LF1 (pin 29) and LF2 (pin 34), each require an external APLLn second order "C2" capacitor to ground. See the suggested values for the LF1 and LF2 capacitors in *Pin Configuration and Functions*.

Figure 7-23 shows the APLL loop filter structure between the PFD/charge pump output and VCO control input. For APLL1, the loop filter capacitors are fixed for "C1", "C3", and "C4" to 100pF, 70pF, and 70pF, respectively. For APLL2, only "C1" is fixed to 100pF, the rest of the components are programmable.

PLLATINUMSIM-SW can be used for APLL Loop Filter simulation.




Figure 7-23. Loop Filter Structure of Each APLL

# 7.3.8.7 APLL Voltage Controlled Oscillators (VCO1, VCO2)

Each APLL contains a fully-integrated VCO, which takes the voltage from the loop filter and converts this into a frequency. VCO1 uses proprietary BAW resonator technology with a very high quality factor to deliver the lowest phase jitter and has a tuning range of 2.5GHz ± 50ppm. VCO2 uses a high-performance LC VCO with a wider tuning range of 5.5 to 6.25GHz to cover a additional unrelated clock frequencies, if needed.

#### 7.3.8.7.1 VCO Calibration

Each APLL VCO must be calibrated to verify that the PLL can achieve lock and deliver optimal phase noise performance. VCO calibration establishes an optimal operating point within the VCO tuning range. VCO calibration is executed automatically during initial PLL start-up after device power-on, hard-reset, or soft-reset once the XO input is detected by the input monitor. Providing successful calibration and APLL lock requires the XO clock to be stable in amplitude and frequency before the start of calibration; otherwise, the calibration can fail and prevents PLL lock and output clock start-up. Before VCO calibration and APLL lock, the output drivers are typically held in the mute state (configurable per output) to prevent spurious output clocks.

A VCO calibration can be triggered manually for a single APLL by toggling a PLL power-down cycle (PLLx\_PDN bit =  $1 \rightarrow 0$ ) through host programming. This can be needed after the APLL N divider value (VCO frequency) is changed dynamically through programming.

### 7.3.8.8 APLL VCO Clock Distribution Paths (P1, P2)

APLL1 has no VCO post-dividers. The primary VCO1 clock (P1) and a secondary VCO1 inverted clock (P2) are distributed to all output channel muxes. The inverted clock is optional, but the clock can help reduce spurious outputs in some cases.

APLL2 has two VCO2 post-dividers to provide more flexible clock frequency planning. The primary VCO2 post-divider clock (P1) and secondary post-divider clock (P2) are distributed to all output channel muxes. Both VCO2 post-dividers support independently programmable dividers (÷2 to ÷7). Note that output SYNC is not supported between output channels selecting a VCO2 post-divider of 2.

TI recommends a PLL2 or device soft-reset after changing the APLL2 post-divider value to initialize the divider for deterministic divider operation.

## 7.3.8.9 DPLL Reference (R) Divider Paths

Each reference input clock (PRIREF and SECREF) has the own 16-b reference divider to the DPLL TDC block. The R divider output of the selected reference sets the TDC input frequency. To support hitless switching between inputs with different frequencies, the R dividers can be used to divide the clocks to a single common frequency to the DPLL TDC input.

#### 7.3.8.10 DPLL Time-to-Digital Converter (TDC)

The TDC input compares the phase of the R divider clock of the selected reference input and the DPLL feedback divider clock from VCO1. The TDC output generates a digital correction word corresponding to the phase error which is processed by the DPLL loop filter.

The DPLL TDC input frequency (f<sub>TDC</sub>) can operate up to 26MHz and can be computed by Equation 3.

# 7.3.8.11 DPLL Loop Filter (DLF)

The DPLL supports a programmable loop bandwidth from 10mHz to 4kHz and can achieve jitter peaking below 0.1dB (typical). The low-pass jitter transfer characteristic of the DPLL attenuates the reference input noise with up to 60dB/decade roll-off above the loop bandwidth.

The DPLL loop filter output controls the fractional SDM of APLL1 to steer the VCO1 frequency into lock with the selected DPLL reference input.

### 7.3.8.12 DPLL Feedback (FB) Divider Path

The DPLL feedback path has a fixed prescaler (÷2), programmable prescaler (÷2 to ÷17), and a fractional feedback (FB) divider. The programmable DPLL FB divider includes a 30-b integer portion (INT), 40-b numerator



portion (NUM), and 40-b denominator portion (DEN). The total DPLL FB divider value is:  $FB_{DPLL} = INT + NUM / DEN$ .

In DPLL mode, the TDC frequency and total DPLL feedback divider and prescalers determine the VCO1 frequency, which can be computed by Equation 4.

# 7.3.9 Output Clock Distribution

The output clock distribution blocks shown in Figure 7-24 include six output muxes, six output dividers, and eight programmable output drivers. The output dividers support output synchronization (SYNC) to allow phase synchronization between two or more output channels.




Figure 7-24. Output Clock Distribution

#### 7.3.10 Output Channel Muxes

Each of the six output channels has an output mux. Each output mux for the OUT0 to OUT7 channels can individually select between the PLL1 VCO clocks (normal or inverted) and PLL2 VCO post-divider clocks.



## 7.3.11 Output Dividers (OD)

Each of the six output channels has an output divider after the output mux. The OUT[0:1] channel has a single output divider that is similar to the OUT[2:3] channel output divider. Each OUT[4:7] channel has an individual output divider. The output divider is used to generate the final clock output frequency from the source selected by the output mux.

Each OUT[0:6] channel has an 8-bit divider (OD) that can support output frequencies from 10 to 800MHz (or up to the maximum frequency supported by the configured output driver type). Configuring the PLL post-divider and output divider to achieve higher clock frequencies is possible, but the output swing of the driver can fall out of specification.

The OUT7 channel has cascaded 8-bit (OD) and 24-bit (OD2) output dividers to support output frequencies from 1Hz (1 PPS) to 800MHz. The total OUT7 divide value is the product of the cascaded divider values (OD × OD2).

Each output divider is powered from the same VDDO\_x supply used for the clock output drivers. The output divider can be powered down if not used to save power. For either OUT[0:1] or OUT[2:3] channel, the output divider is automatically powered down when both output drivers are disabled. For any OUT[4:7] channel, the output divider is automatically powered down when the output driver is disabled. For proper functioning of the output divider, clock frequency to the output divider must be under 3GHz.

### 7.3.12 Clock Outputs (OUTx P/N)

Each clock output can be individually configured as a differential driver (AC-LVDS/CML/LVPECL), HCSL driver, or 1.8V LVCMOS drivers (two per pair). The unused clock outputs can be disabled to save power.

Each output channel has the own internal LDO regulator to provide excellent PSNR and minimize jitter and spurs induced by supply noise. The OUT[0:1] channel (mux, divider, and drivers) are powered through a single output supply pin (VDDO\_01), and similarly for the OUT[2:3] channel (VDDO\_23). Each OUT[4:7] channel has an output supply pin (VDDO[4:7]). Each output supply can be separately powered by 1.8V, 2.5V, or 3.3V for a differential or HCSL output, or 1.8V for an LVCMOS output.

For differential and HCSL driver modes, the output clock specifications (such as output swing, phase noise, and jitter) are not sensitive to the VDDO\_x voltage because of the internal LDO regulator of the channel. When an output channel is left unpowered, the outputs of the channel does not generate any clocks.

**Table 7-6. Output Driver Modes** 

OUTx_FMT (R51[5:0] / R52[5:0] / R54[5:0] / R55[5:0] / R57[5:0] / R59[5:0] / R61[5:0] / R63[5:0])	OUTPUT FORMAT <sup>(1)</sup>
00h	Disabled (powered-down)
10h	AC-LVDS
14h	AC-CML
18h	AC-LVPECL
2Ch	HCSL (External 50Ω to GND)
2Dh	HCSL (Internal 50Ω to GND)
30h	LVCMOS (HiZ / HiZ)
32h	LVCMOS (HiZ / –)
33h	LVCMOS (HiZ / +)
35h	LVCMOS (Low / Low)
38h	LVCMOS (- / HiZ)
3Ah	LVCMOS (-/-)
3Bh	LVCMOS (-/+)
3Ch	LVCMOS (+ / HiZ)
3Eh	LVCMOS (+ / -)

Table 7-6. Output Driver Mo	des (continued)
-----------------------------	-----------------

OUTx_FMT (R51[5:0] / R52[5:0] / R54[5:0] / R55[5:0] / R57[5:0] / R59[5:0] / R61[5:0] / R63[5:0])	OUTPUT FORMAT <sup>(1)</sup>
3Fh	LVCMOS (+ / +)

(1) LVCMOS modes are only available on OUT[4:7].

### 7.3.12.1 AC-Differential Output (AC-DIFF)

The programmable differential output driver uses a switched-current mode type shown in Figure 7-25. A tail current of 4, 6, or 8mA (nominal) can be programmed to achieve  $V_{OD}$  swing compatible with AC-coupled LVDS, CML, or LVPECL receivers, respectively, across a  $100\Omega$  differential termination. The differential output driver is ground-referenced (similar to an HCSL driver), meaning the differential output has a low common-mode voltage  $(V_{OS})$ .

The differential driver has internal biasing, so external pullup or pulldown resistors must not be applied. Interface the differential output through external AC-coupling to a differential receiver with proper input termination and biasing.




Figure 7-25. AC-LVDS/CML/LVPECL Output Driver Structure

# 7.3.12.2 HCSL Output

The HCSL output is an open-drain differential driver that can be DC-coupled to an HCSL receiver. The HCSL output has programmable internal  $50\Omega$  termination to ground which can be enabled if the receiver side does not provide termination. If the internal termination is disabled, external  $50\Omega$  to ground (on P and N) is required at either the driver side (source terminated) or the receiver side (load terminated).

### 7.3.12.3 1.8V LVCMOS Output

The LVCMOS driver has two outputs per pair. Each output on P and N can be configured for normal polarity, inverted polarity, or disabled as HiZ or static low level. The LVCMOS output high level ( $V_{OH}$ ) is determined by the VDDO\_x voltage of 1.8V for rail-to-rail LVCMOS output voltage swing. If a VDDO\_x voltage of 2.5V or 3.3V is applied to the LVCMOS driver, the output  $V_{OH}$  level does not swing to the VDDO\_x rail due to the internal LDO regulator of the channel.

A LVCMOS output clock is an unbalanced signal with a large voltage swing, therefore a LVCMOS output clock can be a strong aggressor and couple noise onto other jitter-sensitive differential output clocks. If an LVCMOS



clock is required from an output pair, configure the pair with both outputs enabled but with opposite polarity (+/– or –/+) and leave the unused output floating with no trace connected.

## 7.3.12.4 Output Auto-Mute During LOL

Each output driver can automatically mute or squelch the clock when the selected output mux clock source is invalid, as configured by the CHx\_MUTE bit. The source can be invalid based on the LOL status of each PLL by configuring the APLL and DPLL mute control bits (MUTE\_APLLx\_LOCK, MUTE\_DPLL\_LOCK, MUTE\_DPLL\_PHLOCK). The mute level can be configured per output channel by the CHx\_MUTE\_LVL bits, where the mute level depends on the configured output driver type (Differential/HCSL or LVCMOS). The mute level for a differential or HCSL driver can be set to output common mode, differential high, or differential low levels. The mute level for an LVCMOS driver pair can be set to output low level for each of the outputs (P and N) independently. When auto-mute is disabled or bypassed (CHx\_MUTE = 0 and CHx\_MUTE\_LVL = 0), the output clock can have incorrect frequency or be unstable before and during the VCO calibration. For this reason, the mute bypass mode must only be used for diagnostic or debug purposes.

## 7.3.13 Glitchless Output Clock Start-Up

When APLL auto-mute is enabled, the outputs starts up in synchronous fashion without clock glitches once APLL lock is achieved after any the following events: device power-on, exiting hard-reset, exiting soft-reset, or deasserting output SYNC (when SYNC\_MUTE = 1).

### 7.3.14 Clock Output Interfacing and Termination

These figures show the recommended output interfacing and termination circuits. Unused clock outputs can be left floating and powered down by programming.




Figure 7-26. 1.8V LVCMOS Output to 1.8V LVCMOS Receiver






Figure 7-27. AC-LVDS Output to LVDS Receiver With Internal Termination/Biasing



Copyright © 2020, Texas Instruments Incorporated


Figure 7-28. AC-CML Output to CML Receiver With Internal Termination/Biasing





Copyright © 2020, Texas Instruments Incorporated

Figure 7-29. AC-LVPECL Output to LVPECL Receiver With External Termination/Biasing



If HCSL Internal Termination (50 $\Omega$  to GND) is enabled, short 33 $\Omega$  and remove 50 $\Omega$  external resistors.

Figure 7-30. HCSL Output to HCSL Receiver With External Source Termination

#### 7.3.15 Output Synchronization (SYNC)

Output SYNC can be used to phase-align two or more output clocks with a common rising edge by allowing the output dividers to exit reset on the same PLL output clock cycle. Any output dividers selecting the same PLL output can be synchronized together as a SYNC group by triggering a SYNC event through the hardware pin or software bit.

The following requirements must be met to establish a SYNC group for two or more output channels:

- Output dividers have the respective SYNC enable bit set (CHx\_SYNC\_EN = 1).
- Output dividers have the output mux selecting the same PLL output.
- The PLL (post-divider) output has the SYNC enable bit set (for example, PLL1\_P1\_SYNC\_EN = 1).

A SYNC event can be asserted by the hardware GPIO0/SYNCN pin (active low) or the SYNC\_SW register bit (active high). When SYNC is asserted, the SYNC-enabled dividers held are reset and clock outputs are muted. When SYNC is deasserted, the outputs starts with the initial clock phases synchronized or aligned. SYNC can also be used to mute any SYNC-enabled outputs to prevent output clocks from being distributed to downstream devices until the outputs are configured and ready to accept the incoming clock.

Output channels with the SYNC disabled (CHx\_SYNC\_EN bit = 0) are not be affected by a SYNC event and continue normal output operation as configured. Also, VCO and PLL post-divider clocks do not stop running during the SYNC so the clocks can continue to source output channels that do not require synchronization. Output dividers with divide-by-1 (divider bypass mode) are not gated during the SYNC event.

**Table 7-7. Output Synchronization** 

GPIO0/SYNCN PIN	SYNC_SW BIT	OUTPUT DIVIDER AND DRIVER STATE
0	1	Output drivers muted and output dividers reset
0→1	1→0	Outputs in a SYNC group are unmuted with the initial clock phases aligned
1	0	Normal output driver/divider operation as configured

Copyright © 2024 Texas Instruments Incorporated



#### Note

Output SYNC is not supported (output-to-output skew specifications is not verified) between output channels selecting a PLL2 output (P1 or P2) with VCO2 post-divider of 2.

#### 7.4 Device Functional Modes

## 7.4.1 Device Start-Up Modes

The LMK05318B-Q1 can start up in one of three device modes depending on the 3-level input level sampled on the HW SW CTRL pin during power-on reset (POR):

- **HW SW CTRL = 0**: EEPROM + I<sup>2</sup>C Mode (Soft pin mode)
- HW SW CTRL = Float (V<sub>IM</sub>): EEPROM + SPI Mode (Soft pin mode)
- HW\_SW\_CTRL = 1: Unused. For TI internal testing only.

The device start-up mode determines:

- The memory bank (EEPROM) used to initialize the register settings that sets the frequency configuration.
- The serial interface (I<sup>2</sup>C or SPI) used for register access.
- The logic pin functionality for device control and status.

After start-up, the  $I^2C$  or SPI is enabled for register access to monitor the device status and control (or reconfigure) the device if needed. The register map configurations are the same for  $I^2C$  and SPI.

Table 4-2 summarizes the device start-up mode and corresponding logic pin functionality.

Figure 7-31 shows the device power-on reset configuration sequence.




Figure 7-31. Device POR Configuration Sequence

#### 7.4.1.1 **EEPROM Mode**

In EEPROM mode, the frequency configuration of the device is loaded to the registers from the non-volatile EEPROM. The factory default start-up configuration for EEPROM mode is summarized in *EEPROM Start-Up Mode Default Configuration*. If a different custom start-up configuration is needed, a different EEPROM image can be programmed in-system through the serial interface. The EEPROM supports up to 100 programming cycles to facilitate clock reconfiguration for system-level prototyping, debug, and optimization.

The EEPROM image can store a single frequency configuration (one register page).


TI suggests to use the EEPROM mode when either of the following is true:

- A single custom start-up frequency configuration is required from a single OPN.
- A host device is available to program the registers (and EEPROM if needed) with a new configuration after power up through I<sup>2</sup>C or SPI.

## 7.4.2 PLL Operating Modes

The following sections describe the PLL modes of operation shown in Figure 7-32.





A. Assumes DPLL HLDOVR MODE bit is 0 to enter free-run mode if history is not valid.

Figure 7-32. PLL Operating Mode

# 7.4.2.1 Free-Run Mode

After device POR configuration and initialization, APLL1 automatically locks to the XO clock when the clock is detected by the APLL1 input monitor. Then, APLL2 acquires a lock to either VCO1 or XO frequency as selected. The output clock frequency accuracy and stability in free-run mode are equal to that of the XO input. The reference inputs remain invalid (unqualified) during free-run mode.

#### 7.4.2.2 Lock Acquisition

The DPLL constantly monitors the reference inputs for a valid input clock. When at least one valid input clock is detected, the PLL1 channel exits free-run mode or holdover mode and initiate lock acquisition through the DPLL. The device supports the Fastlock feature where the DPLL temporarily engages a wider loop bandwidth to reduce the lock time. Once the lock acquisition is done, the loop bandwidth is set to the normal configured loop bandwidth setting (BW<sub>DPLL</sub>).

#### 7.4.2.3 Locked Mode

Once locked, the APLL1 output clocks are frequency- and phase-locked to the selected DPLL input clock. While the DPLL is locked, the APLL1 output clocks are not affected by frequency drift on the XO input. The DPLL has a programmable frequency lock detector and phase lock detectors to indicate loss-of-frequency lock (LOFL) and loss-of-phase lock (LOPL) status flags, which can be observed through the status pins or status bits. Once frequency lock is detected (LOFL  $\rightarrow$  0), the tuning word history monitor (if enabled) begins to accumulate historical averaging data used to determine the initial output frequency accuracy upon entry into holdover mode.

#### 7.4.2.4 Holdover Mode

When a loss-of-reference (LOR) condition is detected and no valid input is available, the PLL1 channel enters holdover mode. If the tuning word history is valid, the initial output frequency accuracy upon entry into holdover is pulled to the computed average frequency accuracy just prior to the loss of reference. If history is not valid (no history exists) and the DPLL\_HLDOVR\_MODE bit is 0, the holdover frequency accuracy is determined by the free-run tuning word register (user programmable). Otherwise, if history is not valid and DPLL\_HLDOVR\_MODE is 1, the DPLL holds the last digital loop filter output control value (which is not tuning word history).

If history is valid, the initial holdover frequency accuracy depends on the DPLL loop bandwidth and the elapsed time used for historical averaging. See *Tuning Word History* for more information. In general, the longer the historical average time, the more accurate the initial holdover frequency assuming the 0ppm reference clock (XO input) is drift-free. The stability of the XO reference clock determines the long-term stability and accuracy of the holdover output frequency. Upon entry into holdover, the LOPL flag is asserted (LOPL  $\rightarrow$  1). The LOFL flag is not asserted, however, as long as the holdover frequency accuracy does not drift beyond of the programmed loss-of-frequency-lock threshold. When a valid input becomes available for selection, the PLL1 channel exits holdover mode and automatically phase lock with the new input clock without any output glitches.

## 7.4.3 PLL Start-Up Sequence

Figure 7-33 shows the general sequence for PLL start-up after device configuration. This sequence is also applicable after a device soft-reset or individual PLL soft-reset. Providing proper VCO calibration requires the external XO clock to be stable in amplitude and frequency prior to the start of VCO calibration. Otherwise, the VCO calibration can fail and prevent the start-up of the PLL and the output clocks.






Figure 7-33. PLL Start-Up Sequence

# 7.4.4 Digitally-Controlled Oscillator (DCO) Mode

To support the IEEE 1588 peripheral clock and other clock steering applications, the DPLL supports DCO mode to allow precise output clock frequency adjustment of less than 0.001ppb/step. DCO mode can be enabled (DPLL FDEV EN = 1) when the DPLL is locked.

The DCO frequency step size can be programmed through a 38-bit frequency deviation word register (DPLL\_FDEV bits). The DPLL\_FDEV value is an offset added to or subtracted from the current numerator value of the DPLL fractional feedback divider and determines the DCO frequency offset at the VCO output.

The DCO frequency increment (FINC) or frequency decrement (FDEC) updates can be controlled through software control or pin control in I<sup>2</sup>C mode. DCO updates through software control are always available through I<sup>2</sup>C or SPI by writing to the DPLL\_FDEV\_REG\_UPDATE register bit. Writing a 0 increments the DCO frequency by the programmed step size, and writing a 1 decrements the DCO frequency by the step size. SPI can achieve faster DCO update rates than to I<sup>2</sup>C because the SPI has faster register transfer.

When pin control mode is enabled (GPIO\_FDEV\_EN = 1) in  $I^2C$  mode, the GPIO2/SDO/FINC pin functions as the FINC input and the STATUS1/FDEC pin functions as the FDEC input (STATUS1 output is disabled). A positive pulse on the FINC pin or FDEC pin applies a corresponding DCO update to the DPLL. The minimum positive pulse width applied to the FINC or FDEC pins must be greater than 100ns to be captured by the internal sampling clock. The DCO update rate must be limited to less than 1MHz when using pin control.

When DCO mode is disabled (DPLL\_FDEV\_EN = 0), the DCO frequency offset is cleared and the VCO output frequency is determined by the original numerator value of the DPLL fractional feedback divider.




Figure 7-34. DCO Mode Control Options

### 7.4.4.1 DCO Frequency Step Size

Equation 12 shows the formula to compute the DPLL\_FDEV register value required to meet the specified DCO frequency step size in ppb (part-per-billion) when DCO mode is enabled for the DPLL.

$$DPLL\_FDEV = (Reqd\_ppb / 10^9) \times DEN_{DPLL} \times f_{VCO1} / (2 \times PR_{DPLL}) / (f_{REF} / R_{REF})$$
(12)

#### where

- DPLL FDEV: Frequency deviation value (0 to 2<sup>38</sup> 1)
- Regd\_ppb: Required DCO frequency step size (in ppb)
- DEN<sub>DPLL</sub>: DPLL FB divider denominator value (1 to 2<sup>40</sup>)
- f<sub>VCO1</sub>: VCO1 frequency
- PR: DPLL feedback prescaler divide value (2 to 17)
- · f<sub>RFF</sub>: PRIREF or SECREF input frequency
- Rx: PRIREF or SECREF input divide value (1 to 2<sup>16</sup> 1)

# 7.4.4.2 DCO Direct-Write Mode

An alternate method to update the DCO frequency is to take the current numerator value (DPLL\_REF\_NUM) of the DPLL fractional feedback divider, compute the adjusted numerator value by adding or subtracting the DPLL FDEV step value computed above, and write the adjusted numerator value through I<sup>2</sup>C or SPI.

## 7.5 Programming

#### 7.5.1 Interface and Control

A system host device (MCU or FPGA) can use either I<sup>2</sup>C or SPI to access the register, SRAM, and EEPROM maps. The register and EEPROM map configurations are the same for I<sup>2</sup>C and SPI. The device can be initialized, controlled, and monitored through register access during normal operation (when PDN is deasserted). Some device features can also be controlled and monitored through the external logic control and status pins.

In the absence of a host, the LMK05318B-Q1 can self-start from the on-chip EEPROM page depending on the state of HW\_SW\_CTRL pin. The EEPROM page is used to initialize the registers upon device POR. A custom EEPROM configuration can be programmed in-system through the register interface by either I<sup>2</sup>C or SPI.

Figure 7-35 shows the device control pin, register, and memory interfaces. The arrows refer to the control interface directions between the different blocks.



The register map has 435 data bytes. Some registers, such as status registers and internal test/diagnostic registers (above R352), do not need to be written during device initialization.

The SRAM/EEPROM map has one register page with 256 data bytes. The SRAM/EEPROM map has fewer bytes because not all bit fields are mapped from the register space. To program the EEPROM, writing the register contents to SRAM (internal register commit or direct write) is necessary, then Program EEPROM with the register contents from SRAM.




Figure 7-35. Device Control, Register, and Memory Interfaces

### 7.5.2 I<sup>2</sup>C Serial Communication

When started in  $I^2C$  mode (HW\_SW\_CTRL = 0), the LMK05318B-Q1 operates as an  $I^2C$  target and supports bus rates of 100kHz (standard mode) and 400kHz (fast mode). Slower bus rates can work as long as the other  $I^2C$  specifications are met.

In EEPROM mode, the LMK05318B-Q1 can support up to three different I<sup>2</sup>C addresses depending on the GPIO1 pins. The 7-bit I<sup>2</sup>C address is 11001xxb, where the two LSBs are determined by the GPIO1 input levels sampled at device POR and the five MSBs (11001b) are initialized from the EEPROM. The five MSBs (11001b) can be changed with new EEPROM programming to allow for more I<sup>2</sup>C address options.




Figure 7-36. I<sup>2</sup>C Byte Write and Read Transfers

Product Folder Links: LMK05318B-Q1

Data sent by secondary device

Data sent by main device |

Data

Data



## 7.5.2.1 I<sup>2</sup>C Block Register Transfers

The device supports I<sup>2</sup>C block write and block read register transfers as shown in Figure 7-37.




Figure 7-37. I<sup>2</sup>C Block Register Transfers

## 7.5.3 SPI Serial Communication

When started in SPI mode (HW\_SW\_CTRL = Float or V<sub>IM</sub>), the device uses a 4-wire SPI with SDI, SCK, SDO, and SCS signals. The host device must present data to the device MSB first. A message includes a transfer direction bit ( $\overline{W}/R$ ), a 15-bit address field (A14 to A0), and a 8-bit data field (D7 to D0) as shown in Figure 7-38. The  $\overline{W}/R$  bit is 0 for a SPI write and 1 for a SPI read.




Figure 7-38. SPI Message Format

A message frame is initiated by asserting SCS low. The frame ends when SCS is deasserted high. The first bit transferred is the  $\overline{W}/R$  bit. The next 15 bits are the register address, and the remaining eight bits are data. On write transfers, data is committed in bytes as the final data bit (D0) is clocked in on the rising edge of SCK. If the write access is not an even multiple of eight clocks, the trailing data bits are not committed. On read transfers, data bits are clocked out from the SDO pin on the falling edges of SCK.

### 7.5.3.1 SPI Block Register Transfer

The device supports a SPI block write and block read transfers. A SPI block transfer is exactly (2 + N) bytes long, where N is the number of data bytes to write or read. The host device (SPI controller) is only required to specify the lowest address of the sequence of addresses to be accessed. The device automatically increments the internal register address pointer if the SCS pin remains low after the host finishes the initial 24-bit transmission sequence. Each transfer of eight bits (a data payload width) results in the device automatically incrementing the address pointer (provided the SCS pin remains active low for all sequences).

## 7.5.4 Register Map and EEPROM Map Generation

The TICS Pro software tool for EVM programming has a step-by-step design flow to enter the user-selected clock design parameters, calculate the frequency plan, and generate the device register settings for the desired configuration. The register map data (hex format) or SRAM/EEPROM map data can be exported to enable host programming of the LMK05318B-Q1 on start-up.

If desired, customers can send a TICS Pro setup file (.tcs) to TI to review and optimize the configuration settings.

### 7.5.5 General Register Programming Sequence

For applications that use a system host to program the initial LMK05318B-Q1 configuration after start-up, this general procedure can be followed from the register map data generated and exported from TICS Pro:

- 1. Apply power to the device to start in I<sup>2</sup>C or SPI mode. The PDN pin must be pulled high or driven high.
- 2. Write the register settings from lower to higher addresses (R0 to R352) while applying the following register mask (do not modify mask bits = 1):
  - Mask R12 = 0xA7 (Device reset/control register)
  - Mask R157 = 0xFF (NVM control bits register)
  - Mask R164 = 0XFF (NVM unlock bits register)
  - Mask R353 to R435 = 0xFF (Internal test/diagnostic registers must not be written)
- 3. Write 1b to R12[7] to assert device soft-reset. This does not reset the register values.
- 4. Write 0b to R12[7] to exit soft-reset and begin the PLL start-up sequence.
- 5. See *EEPROM Programming Using Method #1 (Register Commit)* to store the active configuration to the EEPROM to enable auto-startup on the next power cycle.

### 7.5.6 EEPROM Programming Flow

Before the EEPROM can be programmed, programming the desired configuration is necessary to the SRAM through the memory control registers. The register data can be written to the SRAM by transferring the active register configuration internally using Method #1, or by direct writes to the SRAM using Method #2.

- **Method #1** (Register Commit) requires the active registers be first programmed to the desired configuration, but does not require knowledge of the SRAM/EEPROM map.
- **Method #2** (Direct Writes) bypasses any writes to the active registers, allowing the device to continue normal operation without disruption while the SRAM/EEPROM are programmed.

The programming flow for the two methods are different and described as follows.

# 7.5.6.1 EEPROM Programming Using Method #1 (Register Commit)

This sequence can be followed to program the SRAM and EEPROM using the active register configuration.

- 1. Program the desired configuration to the active registers (see *General Register Programming Sequence*). This requires the register settings in the register map format.
- 2. Write SRAM Using Register Commit.
- 3. Program EEPROM.

# 7.5.6.1.1 Write SRAM Using Register Commit

The SRAM array is volatile shadow memory mapped to a subset of the active configuration registers and is used to program the EEPROM.



After the active registers have been programmed, the data can be internally committed to the SRAM with a single register transaction:

- 1. Write 0x40 to R157 (REGCOMMIT bit, self-clearing). This commits the current register data to the SRAM internally.
- 2. (Optional): Program any of the user-programmable fields to SRAM. See *User-Programmable Fields In EEPROM* for more information. This step must not precede the prior step.

# 7.5.6.1.2 Program EEPROM

The EEPROM array is non-volatile memory mapped directly from the SRAM array.

After the register settings have been written to the SRAM (by either Method #1 or #2), the EEPROM can be programmed through the following sequence:

- 1. Write 0xEA to R164 (NVMUNLK). This unlocks the EEPROM to allow programming.
- 2. Write 0x03 to R157 (NVM\_ERASE\_PROG bits). This programs the EEPROM from the entire contents of the SRAM. The total erase/program cycle takes approximately 230ms.
  - **NOTE**: Steps 1 and 2 must be atomic writes without any other register transactions or I<sup>2</sup>C interruptions in between. Writing to another I<sup>2</sup>C device in between these steps cause the EEPROM write sequence to fail.
- 3. Poll R157[2] (NVMBUSY bit) or provide an open-loop delay. When this bit is cleared, the EEPROM programming is complete.
- 4. Write 0x00 to R164. This locks the EEPROM to protect against inadvertent programming.

On the next power up or hard-reset, the device can self-start in EEPROM mode from the newly programmed configuration. Also, the NVMCNT register value is incremented by 1 after power up or hard-reset to reflect total number of EEPROM programming cycles completed successfully.

## 7.5.6.2 EEPROM Programming Using Method #2 (Direct Writes)

This sequence can be followed to program the EEPROM by writing the SRAM directly to avoid disruption to the current device operation. This requires the register settings in the SRAM/EEPROM map format.

- 1. Write SRAM Using Direct Writes.
- 2. Program EEPROM.

## 7.5.6.2.1 Write SRAM Using Direct Writes

This SRAM direct write method can be used if storing a different device configuration to EEPROM without disrupting the current operational state of the device is required. This method requires that the SRAM/EEPROM map data is already generated, which can be exported by TICS Pro.

The SRAM can be directly written without modifying the active configuration registers through the following sequence:

- 1. Write the most significant five bits of the SRAM address to R159 (MEMADR byte 1) and write the least significant eight bits of the SRAM address to R160 (MEMADR byte 0).
- 2. Write the SRAM data byte to R162 (RAMDAT byte) for the address specified in the previous step in the same register transaction.
  - Any additional write (or read) transfers in the same transaction causes the SRAM address pointer to be auto-incremented and a subsequent write (or read) occurs at the next SRAM address.
  - Byte or Block write transfers to R162 can be used to write the entire SRAM map sequentially from Byte 0 to 252.
    - Bytes 253 to 255 must not be modified or overwritten and shall be reserved for TI internal use only.
  - Alternatively, writing to R159 and R160 to set the memory address pointer explicitly before each write to R162 is valid.
  - Access to the SRAM terminates at the end of current write transaction.
  - Note that reading the RAMDAT register also causes the memory address pointer to be auto-incremented.

### 7.5.6.2.2 User-Programmable Fields In EEPROM

Table 7-8 summarizes the address of several user-programmable bytes in EEPROM. These bytes can **only** be written using the SRAM direct write method prior to programming the EEPROM. Modifying these bytes from the factory default settings is optional.

Table 7-8. User-Programmable Fields

SRAM/EEPROM ADDRESS BYTE # (DECIMAL)	FIELD NAME	DESCRIPTION	
10	I2C_ADDR[7:0]	l <sup>2</sup> C Target Address MSB Bits [7:3].  Bits [7:3] can be written to set the five MSBs of the 7-bit peripheral address. Bits [2:0] must be written with zeros. The two LSBs of the 7-bit address are determined by the control pins on device start-up. Default I2C_ADDR[7:0] value = 0xC8 (corresponds to 7-bit address of 0x64).  Modify the value in EEPROM using SRAM direct write method. At subsequent POR cycle, the I2C_ADDR value stored in EEPROM can be read back from the read-only register, R10.	
11	EEREV[7:0]	EEPROM Image Revision. This byte can be written to set the EEPROM image revision number or any customer-specific data for part traceability.  Modify the value in EEPROM using SRAM direct write method. At subsequent POR cycle, the EEREV value stored in EEPROM can be read back from the read-only register, R11.	
249	NVM_SPARE_BY0[7:0]	NVM Spare Bytes.	
250	NVM_SPARE_BY1[7:0]	Modify the value in EEPROM using SRAM direct write method. At subsequent POR	
251	NVM_SPARE_BY2[7:0]		
252	NVM_SPARE_BY3[7:0]	cycle, these bytes can only be read directly from EEPROM, as there is no registallocation (see <i>Read EEPROM</i> ).	

## 7.5.7 Read SRAM

The contents of the SRAM can be read back, one word at a time, starting with that of the requested address through the following sequence. This sequence can be used to verify the contents of the SRAM before the SRAM is transferred to the EEPROM during an EEPROM program cycle.

- 1. Write the most significant five bits of the SRAM address to R159 (MEMADR byte 1) and write the least significant eight bits of the SRAM address to R160 (MEMADR byte 0).
- 2. Read R162 (RAMDAT byte) to fetch the SRAM data byte from the address specified in the previous step in the same register transaction.
  - Any additional read transfers that are part of the same transaction causes the SRAM address to autoincrement and a subsequent read takes place at the next SRAM address.
  - Byte or Block read transfers from R162 can be used to read the entire SRAM map sequentially from Byte 0 to 252.
  - Access to SRAM terminates at the end of current register transaction.

### 7.5.8 Read EEPROM

The contents of the EEPROM can be read back, one word at a time, starting with that of the requested address through the following sequence. This sequence can be used to verify the EEPROM contents after the last successful program cycle.

- 1. Write the most significant five bit of the EEPROM address in R159 (MEMADR byte 1) and write the least significant eight bits of the EEPROM address in R160 (MEMADR byte 0).
- 2. Read R161 (NVMDAT byte) to fetch the EEPROM data byte from the address specified in the previous step in the same register transaction.



- Any additional read transfer that is part of the same transaction causes the EEPROM address pointer to be auto-incremented and a subsequent read takes place of the next address.
- Byte or Block read transfers from R161 can be used to read the entire EEPROM map sequentially from Byte 0 to 252.
- Access to EEPROM terminates at the end of current register transaction.

# 7.5.9 EEPROM Start-Up Mode Default Configuration

The generic LMK05318B-Q1 device is factory pre-programmed with the EEPROM default configuration in Table 7-9. A different start-up configuration can be stored to the EEPROM through in-system programming.

Table 7-9. LMK05318B-Q1 EEPROM Start-Up Default Configuration

SYSTEM CLOCK	FREQUENCY (MHz)	INPUT TYPE	XO DOUBLER
XO	48.0048	AC-DIFF(ext. term)	Disabled
_		,	
CLOCK INPUTS	FREQUENCY (MHz)	INPUT TYPE	AUTO PRIORITY
PRIREF	25	AC-DIFF(ext. term)	1st
SECREF	25	AC-DIFF(ext. term)	2nd
INPUT SELECTION	INPUT SELECT MODE	MANUAL SELECTION MODE	MANUAL REGISTER SELECTION
DPLL	Manual with Auto-Fallback	Pin Select	PRIREF
CLOCK OUTPUTS	FREQUENCY (MHz)	OUTPUT MUX	OUTPUT TYPE
OUT0	156.25	PLL1	Disabled
OUT1	156.25	PLL1	Disabled
OUT3	156.25	PLL1	Disabled
OUT4	156.25	PLL1	Disabled
OUT5	156.25	PLL1	Disabled
OUT6	25	PLL1	Disabled
OUT7	100	PLL1	Disabled
PLL CONFIGURATION	PLL MODE	LOOP BW (Hz)	TDC or PFD RATE (MHz)
PLL CONFIGURATION DPLL	PLL MODE DPLL Mode	<b>LOOP BW (Hz)</b> 100	TDC or PFD RATE (MHz) 25
DPLL	DPLL Mode	100	25
DPLL APLL1	DPLL Mode DPLL Mode	100	25
DPLL APLL1 APLL2	DPLL Mode DPLL Mode Disabled	100 1000 —	25 24.0024 –
DPLL APLL1 APLL2 REF INPUT MONITORS (1)	DPLL Mode DPLL Mode Disabled  VALIDATION TIMER (s)	100 1000 —	25 24.0024 –
DPLL APLL1 APLL2 REF INPUT MONITORS (1) PRIREF	DPLL Mode DPLL Mode Disabled  VALIDATION TIMER (s)  0.1	100 1000 - FREQ DET VALID (ppm)	25 24.0024 - FREQ DET INVALID (ppm)
DPLL APLL1 APLL2 REF INPUT MONITORS (1) PRIREF SECREF	DPLL Mode DPLL Mode Disabled  VALIDATION TIMER (s)  0.1  0.1	100 1000 - FREQ DET VALID (ppm) -	25 24.0024  - FREQ DET INVALID (ppm)  1-PPS JITTER THRESHOLD
DPLL APLL1 APLL2 REF INPUT MONITORS (1) PRIREF SECREF REF INPUT MONITORS (2)	DPLL Mode DPLL Mode Disabled  VALIDATION TIMER (s)  0.1  0.1  EARLY DETECT WINDOW (ns)	100 1000 - FREQ DET VALID (ppm) LATE DETECT WINDOW (ns)	25 24.0024  - FREQ DET INVALID (ppm)  1-PPS JITTER THRESHOLD
DPLL APLL1 APLL2  REF INPUT MONITORS (1) PRIREF SECREF  REF INPUT MONITORS (2) PRIREF	DPLL Mode DPLL Mode Disabled  VALIDATION TIMER (s)  0.1  0.1  EARLY DETECT WINDOW (ns)  33.6	100 1000 - FREQ DET VALID (ppm) LATE DETECT WINDOW (ns) 46.4	25 24.0024  - FREQ DET INVALID (ppm)  1-PPS JITTER THRESHOLD
DPLL APLL1 APLL2 REF INPUT MONITORS (1) PRIREF SECREF  REF INPUT MONITORS (2) PRIREF SECREF	DPLL Mode DPLL Mode Disabled  VALIDATION TIMER (s)  0.1  0.1  EARLY DETECT WINDOW (ns)  33.6  33.6	100 1000 - FREQ DET VALID (ppm) LATE DETECT WINDOW (ns) 46.4 46.4	25 24.0024  - FREQ DET INVALID (ppm)  1-PPS JITTER THRESHOLD (μs)
DPLL APLL1 APLL2  REF INPUT MONITORS (1) PRIREF SECREF  REF INPUT MONITORS (2) PRIREF SECREF  DCO MODE	DPLL Mode DPLL Mode Disabled  VALIDATION TIMER (s)  0.1  0.1  EARLY DETECT WINDOW (ns)  33.6  33.6  DCO CONTROL	100 1000 - FREQ DET VALID (ppm) LATE DETECT WINDOW (ns) 46.4 46.4	25 24.0024  - FREQ DET INVALID (ppm)  1-PPS JITTER THRESHOLD (µs)  FINC/FDEC MODE
DPLL APLL1 APLL2 REF INPUT MONITORS (1) PRIREF SECREF  REF INPUT MONITORS (2) PRIREF SECREF  DCO MODE DPLL	DPLL Mode DPLL Mode Disabled  VALIDATION TIMER (s)  0.1 0.1  EARLY DETECT WINDOW (ns)  33.6 33.6  DCO CONTROL DCO Disabled	100 1000 - FREQ DET VALID (ppm) LATE DETECT WINDOW (ns) 46.4 46.4 STEP SIZE (ppb) -	25 24.0024  - FREQ DET INVALID (ppm)  1-PPS JITTER THRESHOLD (µs)  FINC/FDEC MODE Register bit



# 8 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 8.1 Application Information

## 8.1.1 Device Start-Up Sequence

The device start-up sequence is shown in Figure 8-1.




Figure 8-1. Device Start-Up Sequence

## 8.1.2 Power Down (PDN) Pin

The PDN pin (active low) can be used for device power down and used to initialize the POR sequence. When PDN is pulled low, the entire device is powered down and the serial interface is disabled. When PDN is pulled high, the device POR sequence is triggered to begin the device start-up sequence and normal operation as depicted in Figure 8-1. If the PDN pin is toggled to issue a momentary hard-reset, the negative pulse applied to the PDN pin must be greater than 200ns to be captured by the internal digital system clock.

**Table 8-1. PDN Control** 

PDN PIN STATE	DEVICE OPERATION
0	Device is disabled
1	Normal operation

## 8.1.3 Power Rail Sequencing, Power Supply Ramp Rate, and Mixing Supply Domains

## 8.1.3.1 Mixing Supplies

The LMK05318B-Q1 incorporates flexible power supply architecture. While all VDD core supplies must be powered by the same 3.3V rail, the individual output supplies can be powered from separate 1.8V, 2.5V, or 3.3V rails. This can allow all VDDO output supplies to operate at 1.8V to minimize power consumption.

### 8.1.3.2 Power-On Reset (POR) Circuit

The LMK05318B-Q1 integrates a built-in power-on reset (POR) circuit that holds the device in reset until all of the following conditions have been met:

- All VDD core supplies have ramped above 2.72V
- PDN pin has ramped above 1.2V (minimum V<sub>IH</sub>)

## 8.1.3.3 Powering Up From a Single-Supply Rail

As long as all VDD core supplies are driven by the same 3.3V supply rail that ramp in a monotonic manner from 0V to 3.135V, irrespective of the ramp time, then there is no requirement to add a capacitor on the PDN pin to externally delay the device power-up sequence. As shown in Figure 8-2, the PDN pin can be left floating or otherwise driven by a system host to meet the clock sequencing requirements in the system.




Figure 8-2. Recommendation for Power Up From a Single-Supply Rail

#### 8.1.3.4 Power Up From Split-Supply Rails

If some VDD core supplies are driven from different supply rails, TI recommends to start the PLL calibration after all of the core supplies have ramped above 3.135V. This can be realized by delaying the PDN low-to-high transition. The PDN input incorporates a  $200k\Omega$  resistor to VDD\_IN and as shown in Figure 8-3, a capacitor from the PDN pin to GND can be used to form an R-C time constant with the internal pullup resistor. This R-C



time constant can be designed to delay the low-to-high transition of PDN until all the core supplies have ramped above 3.135V.

Alternatively, the PDN pin can be driven high by a system host or power management device to delay the device power-up sequence until all VDD supplies have ramped.




Figure 8-3. Recommendation for Power Up From Split-Supply Rails

### 8.1.3.5 Non-Monotonic or Slow Power-Up Supply Ramp

In case the VDD core supplies ramp with a non-monotonic manner or a slow ramp time from 0V to 3.135V over 100ms, TI recommends to delay the VCO calibration until after all of the core supplies have ramped above 3.135V. This method can be achieved by delaying the PDN low-to-high transition with one of the methods described in *Power Up From Split-Supply Rails*.

If any core supply can not ramp above 3.135V before the PDN low-to-high transition, issuing a device soft-reset is possible after all core supplies have ramped to manually trigger the VCO calibration and PLL start-up sequence.

### 8.1.4 Slow or Delayed XO Start-Up

The external XO clock input is used as the reference input for the VCO calibration, therefore make sure the XO input amplitude and frequency are stable before the start of VCO calibration to provide a successful PLL lock and output start-up. If the XO clock is not stable prior to VCO calibration, the VCO calibration can fail and prevent PLL lock and output clock start-up.

If the XO clock has a slow start-up time or has glitches on power up (due to a slow or non-monotonic power supply ramp, for example), TI recommends to delay the start of VCO calibration until after the XO is stable. This can be achieved by delaying the PDN low-to-high transition until after the XO clock has stabilized using one of the methods described in *Power Up From Split-Supply Rails*. Issuing a device soft-reset after the XO clock has stabilized to manually trigger the VCO calibration and PLL start-up sequence is also possible.

## 8.2 Typical Application

Figure 8-4 shows an example system block diagram to help implement the LMK05318B-Q1 and the peripheral circuitry of the device. For the recommended power supply filtering scheme, refer to the *LMK05318BEVM user's guide*. For the recommended input and output terminations, refer to Clock Input Interfacing and Termination and Clock Output Interfacing and Termination.




Figure 8-4. Typical System Block Diagram

### 8.2.1 Design Requirements

In a typical application, consider the following design requirements or parameters to implement the overall clock solution:

- 1. Device initial configuration: Configure the device as either host programmed (MCU or FPGA) or factory pre-programmed.
- 2. Device start-up mode and serial interface: Typically, this is EEPROM + I<sup>2</sup>C or SPI mode.
- 3. XO frequency, signal type, and frequency accuracy and stability: Consider a high-stability TCXO or OCXO for the XO input if any of the following is required:
  - Standard-compliant frequency stability (such as SyncE, SONET/SDH, IEEE 1588)
  - Lowest possible close-in phase noise at offsets ≤ 100Hz
  - Narrow DPLL bandwidth ≤ 10Hz
- 4. For the DPLL/APLL1 domain, determine the following:
  - Input clocks: frequency, buffer mode, priority, and input selection mode
  - · Output clocks: frequency, buffer mode
  - DPLL loop bandwidth and maximum TDC frequency
  - · If the DCO Mode is required
- 5. For the APLL2 domain, determine the following:
  - APLL2 reference: VCO1 for synchronous clocking with Cascaded APLL2, or XO for asynchronous clocking with Non-cascaded APLL2
  - Output clocks: frequency, buffer mode
- 6. Input clock and PLL monitoring options
- 7. Status outputs and interrupt flag
- 8. Power supply rails

## 8.2.2 Detailed Design Procedure

In a typical application, TI recommends the following steps:



- 1. Use the LMK05318B-Q1 GUI in the TICS Pro programming software for a step-by-step design flow to enter the design parameters, calculate the frequency plan for each PLL domain, and generate the register settings for the desired configuration. The register settings can be exported (in hex format) to enable host programming or factory pre-programming.
  - If using a generic (non-custom) device, a host device can program the register settings through the serial interface after power up and issue a soft-reset (by RESET\_SW bit) to start the device. The host can also store the settings to the EEPROM to allow automatic start-up with these register settings on subsequent power-on reset cycles.
- 2. Tie the HW\_SW\_CTRL pin to ground to select EEPROM+I<sup>2</sup>C mode, or bias the pin to V<sub>IM</sub> through the weak internal resistors or external resistors to select EEPROM+SPI mode. Determine the logic I/O pin assignments for control and status functions. See *Device Start-Up Modes* for more information.
  - Connect I<sup>2</sup>C/SPI and logic I/O pins (1.8V compatible levels) to the host device pins with the proper I/O direction and voltage levels.
- 3. Select an XO frequency by following Oscillator Input (XO\_P/N) for more information.
  - Choose an XO with target phase jitter performance that meets the frequency stability and accuracy requirements required for the output clocks during free-run or holdover.
  - For a 3.3V LVCMOS driver, follow the OSC clock interface example in Figure 8-4. Power the OSC from a low-noise LDO regulator or optimize the power filtering to avoid supply noise-induced jitter on the XO clock
  - **TICS Pro:** Configure the XO input buffer mode to match the XO driver interface requirements. See Table 7-1 for more information.
- 4. Wire the clock I/O for each PLL domain in the schematic and use TICS Pro to configure the device settings as follows:
  - Reference inputs: Follow the LVCMOS or differential clock input interface examples in Figure 8-4 or in *Clock Input Interfacing and Termination*.
    - TICS Pro: For DPLL mode, configure the reference input buffer modes to match the reference clock driver interface requirements. See Table 7-2 for more information.
    - Use the LVCMOS clock input for input frequencies below 5MHz when amplitude monitoring is enabled.
  - **TICS Pro:** For DPLL mode, configure the DPLL input selection modes and input priorities. See *Reference Input Mux Selection* for more information.
  - TICS Pro: If APLL2 is used, configure the APLL2 reference for VCO1 domain (Cascaded APLL2) or XO clock (Non-cascaded APLL2).
  - TICS Pro: Configure each output with the required clock frequency and PLL domain. TICS Pro can calculate the VCO frequencies and divider settings for the PLL and outputs. Consider the following output clock assignment guidelines to minimize crosstalk and spurs:
    - OUT[0:3] bank is preferred for PLL1 clocks.
    - OUT[4:7] bank is preferred for PLL2 clocks.
    - Group identical output frequencies (or harmonic frequencies) on adjacent channelsand use the output pairs with a single divider (OUT0/1 or OUT2/3) when possible to minimize power.
    - Separate clock outputs when the difference of the two frequencies, |f<sub>OUTx</sub> f<sub>OUTy</sub>|, falls within the jitter integration bandwidth (12kHz to 20MHz, for example). Any outputs that are potential aggressors must be separated by at least four static pins (power pin, logic pin, or disabled output pins) to minimize potential coupling. If possible, separate these clocks by the placing them on opposite output banks, which are on opposite sides of the chip for best isolation.
    - Avoid or isolate any LVCMOS output (strong aggressor) from other jitter-sensitive differential output clocks. If an LVCMOS output is required, use dual complementary LVCMOS mode (+/– or –/+) with the unused LVCMOS output left floating with no trace.
    - If not all outputs pairs are used in the application, consider connecting an unused output to a pair of RF coaxial test structures for testing purposes (such as SMA, SMP ports).
  - TICS Pro: Configure the output drivers.
    - Configure the output driver modes to match the receiver clock input interface requirements. See Table
       7-6 for more information.




- Configure any output SYNC groups that need the output phases synchronized. See Output Synchronization (SYNC) for more information.
- Configure the output auto-mute modes, output mute levels, and APLL and DPLL mute options. See
   Output Auto-Mute During LOL for more information.
- Clock output Interfacing: Follow the single-ended or differential clock output interface examples in Figure 8-4 or in *Clock Output Interfacing and Termination*.
  - Differential outputs must be AC-coupled and terminated and biased at the receiver inputs.
  - HCSL outputs must have  $50\Omega$  termination to GND (at source or load side) unless the internal source termination is enabled by programming.
  - LVCMOS outputs have internal source termination to drive 50Ω traces directly. LVCMOS V<sub>OH</sub> level is determined by VDDO voltage (1.8V).
- TICS Pro: Configure the DPLL loop bandwidth.
  - Below the loop bandwidth, the reference noise is added to the TDC noise floor and the XO/TCXO/OCXO noise. Above the loop bandwidth, the reference noise is attenuated with roll-off up to 60dB/decade. The optimal bandwidth depends on the relative phase noise between the reference input and the XO. The loop bandwidth of the APLL1 can be configured to provide additional attenuation of the reference input, TDC, and XO phase noise above the bandwidth of the APLL1 (typically around 1kHz).
- TICS Pro: Configure the maximum TDC frequency to optimize the DPLL TDC noise contribution for the desired use case.
  - Wired: The maximum TDC rate is preset to 400kHz. This supports SyncE and other use cases using a narrow loop bandwidth (≤10Hz) with a TCXO/OCXO/XO to set the frequency stability and wander performance.
  - Wireless: The maximum TDC rate is preset to 26MHz for lowest in-band TDC noise contribution. This supports wireless and other use cases where close-in phase noise is critical.
  - Custom: The maximum TDC rate can be specified for any value up to 26MHz.
- TICS Pro: If clock steering is needed (such as for IEEE 1588 PTP), enable DCO mode for the DPLL loop and enter the frequency step size (in ppb). The FDEV step register is computed according to DCO Frequency Step Size. Enable the FINC/FDEC pin control on the GPIO pins, if needed.
- 5. **TICS Pro:** Configure the reference input monitoring options for each reference input. Disable the monitor when not required or when the input operates beyond the supported frequency range of the monitor. See *Reference Input Monitoring* for more information.
  - Amplitude monitor: Set the LVCMOS detected slew rate edge or the differential input amplitude threshold
    to monitor input signal quality. Disable the monitor for a differential input below 5MHz or else use an
    LVCMOS input clock.
  - Missing pulse monitor. Set the late window threshold (T<sub>LATE</sub>) to allow for the longest expected input clock period, including worst-case cycle-to-cycle jitter. For a gapped clock input, set T<sub>LATE</sub> based on the number of allowable missing clock pulses.
  - Runt pulse monitor: Set the early window threshold (T<sub>EARLY</sub>) to allow for the shortest expected input clock period, including worst-case cycle-to-cycle jitter.
  - 1-PPS Phase validation monitor: Set the phase validation jitter threshold, including worst-case input cycle-to-cycle jitter.
  - Validation timer: Set the amount of time the reference input must be qualified by all enabled input
    monitors before the input is valid for selection.
- 6. **TICS Pro:** Configure the DPLL lock detect and tuning word history monitoring options for each channel. See *PLL Lock Detectors* and *Tuning Word History* for more information.
  - *DPLL tuning word history*: Set the history count/averaging time (T<sub>AVG</sub>), history delay/ignore time (T<sub>IGN</sub>), and intermediate averaging option.
  - DPLL frequency lock and phase lock detectors: Set the lock and unlock thresholds for each detector.
- 7. **TICS Pro:** Configure each status output pin and interrupt flag as needed. See *Status Outputs* and *Interrupt* for more information.
  - Select the desired status signal selection, status polarity, and driver mode (3.3V LVCMOS or open-drain).
     Open-drain requires an external pullup resistor.
  - If the Interrupt is enabled and selected as a status output, configure the flag polarity and the mask bits for any interrupt source, and the combinational AND/ OR gate as needed.



- 8. Consider the following guidelines for designing the power supply:
  - Outputs with identical frequency or integer-related (harmonic) frequencies can share a common filtered power supply.
    - Example: 156.25MHz and 312.5MHz outputs on OUT[0:1] and OUT[2:3] can share a filtered VDDO supply (Group 1), while 100MHz, 50MHz, and 25MHz outputs on OUT[4:7] can share a separate VDDO supply (Group 2).
  - For lowest power, AC-DIFF or HCSL outputs can be powered from a 1.8V supply with no degradation in output swing or phase noise (compared to 2.5V or 3.3V).
  - 1.8V LVCMOS outputs must be powered from a 1.8V supply.
  - See Power Rail Sequencing, Power Supply Ramp Rate, and Mixing Supply Domains.

Product Folder Links: LMK05318B-Q1

## 8.2.3 Application Curves



# 8.3 Best Design Practices


- Power all the VDD pins with proper supply decoupling and bypassing connect as shown in Figure 8-4.
- Power down unused blocks through registers to minimize power consumption.
- Use proper source or load terminations to match the impedance of input and output clock traces for any active signals to/from the device.
- Leave unused clock outputs floating and powered down through register control.
- Leave unused clock inputs floating.
- For EEPROM+SPI Mode: Leave HW\_SW\_CTRL and STATUS[1:0] pins floating during POR to provide proper start-up. These pins has internal biasing to V<sub>IM</sub> internally.
  - If HW\_SW\_CTRL or either STATUS pin is connected to a system host (MCU or FPGA), the host device must be configured with high-impedance input (no pullup or pulldown resistors) to avoid conflict with the internal bias to V<sub>IM</sub>. If needed, external biasing resistors (10kΩ pullup to 3.3V and 3.3kΩ pulldown) can be connected on each STATUS pin to bias the inputs to V<sub>IM</sub> during POR.
- Consider routing each STATUS pin to a test point or high-impedance input of a host device to monitor device status outputs.
- Consider using a LDO regulator to power the external XO/TCXO/OCXO source.
  - High jitter and spurious outputs on the oscillator clock are often caused by high spectral noise and ripple on the power supply.
- Include dedicated header to access the I<sup>2</sup>C or SPI of the device, as well as a header pin for ground.
  - This can enabled off-board programming for device bring-up, prototyping, and diagnostics using the TI USB2ANY interface and TICS Pro software tools.

#### 8.4 Power Supply Recommendations

#### 8.4.1 Power Supply Bypassing

Figure 8-7 shows two general placements of power supply bypass capacitors on either the back side or the component side of the PCB. If the capacitors are mounted on the back side, 0402 components can be employed. For component side mounting, use 0201 body size capacitors to facilitate signal routing. A combination of component side and back side placement can be used. Keep the connections between the

bypass capacitors and the power supply on the device as short as possible. Ground the other side of the capacitor using a low-impedance connection to the ground plane.



(Does not indicate actual location of the LMK05318B-Q1 supply pins)

Figure 8-7. Generalized Placement of Power Supply Bypass Capacitors

# 8.4.2 Device Current and Power Consumption

The device power consumption is dependent on the actual configuration programmed to the device. The individual supply pin current consumption values in *Electrical Characteristics* can be used to estimate device power consumption and power supply dimensioning.

## 8.4.2.1 Current Consumption Calculations

Core supply currents:

$$IDD\_CORE = IDD\_DIG + IDD\_IN + IDD\_XO + IDD\_PLL1 + IDD\_PLL2$$
(13)

OUT[0:1] or OUT[2:3] channel supply current:

$$IDDO_XY = IDDO_XY_{DIVIDER} + IDDO_X_{DRIVER} + IDDO_Y_{DRIVER}$$
(14)

OUT[4:7] channel supply current:

$$IDDO_X = IDDO_X_{DIVIDER} + IDDO_X_{DRIVER}$$
 (15)

When the divider and drivers of an output channel are disabled, the IDDO\_x of the channel equals approximately 0mA.

## 8.4.2.2 Power Consumption Calculations

Core power consumption:

$$P_{CORE} = IDD\_CORE \times VDD$$
 (16)

Output power consumption:

$$P_{OUT} = (IDDO_01 \times VDDO_01) + (IDDO_23 \times VDDO_23) + ... + (IDDO_7 \times VDDO_7)$$
 (17)

Total device power consumption:



 $P_{TOTAL} = P_{CORE} + P_{OUT}$  (18)

#### 8.4.2.3 Example

Estimate the current and power consumption for the following device configuration:

- VDD = 3.3V and VDDO x = 1.8V
- DPLL/APLL1 mode with Cascaded APLL2
- XO: 48MHz, PRIREF and SECREF: 25MHz
- OUT[0:1]: 156.25MHz AC-LVPECL (x2), PLL1
- OUT[2:3]: 156.25MHz AC-CML (x2), PLL1
- OUT4: 133.33MHz AC-LVDS, PLL2
- · OUT5: Disabled
- OUT6: 100MHz HCSL, PLL1
- OUT7: 25MHz LVCMOS (x2), PLL1

From Equation 13: IDD\_CORE = 18 + 38 + 20 + 110 + 120 = 306mA

#### From Equation 14 and Equation 15:

- IDDO 01 = 70 + 16 + 16 = 102mA
- IDDO 23 = 70 + 14 + 14 = 98mA
- IDDO 4 = 70 + 10 = 80mA
- IDDO\_5 = 0mA
- IDDO 6 = 70 + 25 = 95mA
- IDDO 7 = 70 + 6 = 76mA

From Equation 16:  $P_{CORE} = 306 \text{mA} \times 3.3 \text{V} = 1.01 \text{ W}$ 

From Equation 17:  $P_{OUT} = (102 + 98 + 80 + 95 + 76) \text{mA} \times 1.8 \text{V} = 0.812 \text{ W}$ 

From Equation 18:  $P_{TOTAL} = 1.01 \text{ W} + 0.812 \text{ W} = 1.822 \text{ W}$ 

#### 8.5 Layout

#### 8.5.1 Layout Guidelines

- Isolate input, XO/OCXO/TCXO and output clocks from adjacent clocks with different frequencies and other nearby dynamic signals.
- Consider the XO/OCXO/TCXO placement and layout in terms of the supply/ground noise and thermal
  gradients from nearby circuitry (for example, power supplies, FPGA, ASIC) as well as system-level vibration
  and shock. These factors can affect the frequency stability/accuracy and transient performance of the
  oscillator.
- Avoid impedance discontinuities on controlled-impedance 50Ω single-ended (or 100Ω differential) traces for clock and dynamic logic signals.
- Place bypass capacitors close to the VDD and VDDO pins on the same side as the IC, or directly below the IC pins on the opposite side of the PCB. Larger decoupling capacitor values can be placed further away.
- Place external capacitors close to the CAP x and LFx pins.
- Use multiple vias to connect wide supply traces to the respective power islands or planes, if possible.
- Use at least a 5×5 through-hole via pattern to connect the IC ground/thermal pad to the PCB ground planes.
- See the Land Pattern Example, Solder Mask Details, and Solder Paste Example in the *Mechanical, Packaging, and Orderable Information*.



# 8.5.2 Layout Example




Figure 8-8. General PCB Ground Layout for Thermal Reliability (8+ Layers Recommended)

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

#### 8.5.3 Thermal Reliability

The LMK05318B-Q1 is a high-performance device. To provide good electrical and thermal performance, TI recommends to design a thermally-enhanced interface between the IC ground/thermal pad and the PCB ground using at least a 5×5 through-hole via pattern connected to multiple PCB ground layers (see Figure 8-8).

#### 8.5.3.1 Support for PCB Temperature up to 105°C

The device can maintain a safe junction temperature below the recommended maximum value of  $125^{\circ}$ C even when operated on a PCB with a maximum board temperature ( $T_{PCB}$ ) of  $105^{\circ}$ C. This can shown by the following example calculation, which assumes the total device power ( $P_{TOTAL}$ ) computed with all blocks enabled using the typical current consumption from the *Electrical Characteristics* (VDD = 3.3V, VDDO = 1.8V) and the thermal data in *Thermal Information:* 10-Layer Custom PCB with no airflow.

$$T_{J} = T_{PCB} + (\Psi_{JB} \times P_{TOTAL}) = 113.8^{\circ}C$$

$$\tag{19}$$

#### where

- T<sub>PCB</sub> = 105°C
- $\Psi_{JB} = 4.4^{\circ}C/W$
- P<sub>TOTAL</sub> = P<sub>CORE</sub> + P<sub>OUTPUT</sub> = 2.0 W
  - P<sub>CORE</sub> = (18 + 38 + 20 + 110 + 120)mA × 3.3V = 1.01 W
    - · DPLL, APLL1, APLL2, and all Inputs enabled
  - P<sub>OUTPUT</sub> = (102 + 102 + 86 + 86 + 86 + 86)mA × 1.8V = 0.986 W
    - All output channels enabled with output divider values > 6 and AC-LVPECL output types



# 9 Device and Documentation Support

# 9.1 Device Support

#### 9.1.1 TICS Pro

TICS Pro is an offline software tool for EVM programming and also for register map generation to program a device configuration for a specific application. For TICS Pro, go to www.ti.com/tool/TICSPRO-SW.

## 9.2 Documentation Support

#### 9.2.1 Related Documentation

See the following:

- Texas Instruments, ITU-T G.8262 Compliance Test Result for the LMK05318, application note
- Texas Instruments, Supported Synchronization Modes With LMK05318, application note
- Texas Instruments, Clocking High-Speed 56G PAM-4 Serial Links With LMK05318, application note
- Texas Instruments, LMK05318BEVM user's guide, EVM User's Guide

# 9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 9.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

# 9.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

# 9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES					
March 2024	*	Initial Release					

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: LMK05318B-Q1



www.ti.com 3-Mar-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMK05318BTRGZRQ1	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	K05318BQ1	Samples
LMK05318BTRGZTQ1	ACTIVE	VQFN	RGZ	48	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	K05318BQ1	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 3-Mar-2024

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 19-Apr-2024

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK05318BTRGZRQ1	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 19-Apr-2024



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
LMK05318BTRGZRQ1	VQFN	RGZ	48	2500	367.0	367.0	38.0	

7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224671/A



PLASTIC QUADFLAT PACK- NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated