LMK1D120x Low Additive Jitter LVDS Buffer

1 Features

- High-performance LVDS clock buffer family with 2 inputs and 4 (2:4) or 8 (2:8) outputs.
- Output frequency up to 2GHz.
- Supply voltage: 1.71V to 3.465V
- Low additive jitter: < maximum 60fs RMS in 12kHz to 20MHz at 156.25MHz
  - Very low phase noise floor: –164dBc/Hz (typical)
- Very low propagation delay: < 575ps maximum
- Output skew: 20ps maximum
- Universal inputs accept LVDS, LVPECL, LVCMOS, LP-HCSL, HCSL and CML inputs
- LVDS reference voltage, V_{AC_REF}, available for capacitive-coupled inputs
- Industrial temperature range: –40°C to 105°C
- Packages available:
  - LMK1D1204: 3mm × 3mm, 16-pin VQFN (RGT)
  - LMK1D1208: 5mm × 5mm, 28-pin VQFN (RHD)

2 Applications

- Telecommunications and networking
- Medical imaging
- Test and measurement
- Wireless infrastructure
- Pro audio, video and signage

3 Description

The LMK1D120x clock buffer distributes one of two selectable clock inputs (IN0 and IN1) to 4 or 8 pairs of differential LVDS clock outputs (OUT0 through OUT7) with minimum skew for clock distribution. The LMK1D12xx family can accept two clock sources into an input multiplexer. The inputs can either be LVDS, LVPECL, LP-HCSL, HCSL, CML or LVCMOS.

The LMK1D12xx is specifically designed for driving 50Ω transmission lines. In case of driving the inputs in single-ended mode, the appropriate bias voltage as shown in Figure 8-6 must be applied to the unused negative input pin.

The IN_SEL pin selects the input which is routed to the outputs. If this pin is left open, the pin disables the outputs (logic low). The part supports a fail-safe function. The device further incorporates an input hysteresis which prevents random oscillation of the outputs in the absence of an input signal.

The device operates in 1.8V or 2.5V or 3.3V supply environment and is characterized from –40°C to 105°C (ambient temperature). The LMK1D12xx package variant is shown in the table below:

Package Information

PART NUMBER	PACKAGE(1)	PACKAGE SIZE(2)
LMK1D1204	VQFN (16)	3.00mm × 3.00mm
LMK1D1208	VQFN (28)	5.00mm × 5.00mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.
(2) The package size (length × width) is a nominal value and includes pins, where applicable.



Application Example

Table of Contents

4 Device Comparison

Table 4-1. Device Comparison

DEVICE	DEVICE TYPE	FEATURES	OUTPUT SWING	OUTPUT COMMON MODE	PACKAGE	BODY SIZE
LMK1D2108M	Dual 1:8	Global output enable and swing control through pin control	350mV	1.2V	VQFN (48)	7.00mm × 7.00mm
			500mV	1V		
LMK1D2106M	Dual 1:6	Global output enable and swing control through pin control	350mV	1.2V	VQFN (40)	6.00mm x 6.00mm
			500mV	1V		
LMK1D2104M	Dual 1:4	Global output enable and swing control through pin control	350mV	1.2V	VQFN (28)	5.00mm × 5.00mm
LMK1D2102M	Dual 1:2	Global output enable and swing control through pin control	350mV	1.2V	VQFN (16)	3.00mm × 3.00mm
LMK1D1216M	2:16	Global output enable control through pin control	350mV	1.2V	VQFN (48)	7.00mm × 7.00mm
			500mV	1V		
LMK1D1212M	2:12	Global output enable control through pin control	350mV	1.2V	VQFN (40)	6.00mm × 6.00mm
			500mV	1V		
LMK1D1208PM	2:8	Individual output enable through pin control	350mV	1.2V	VQFN (40)	6.00mm × 6.00mm
			500mV	1V		
LMK1D1208	2:8	Global output enable control through pin control	350mV	1.2V	VQFN (28)	5.00mm × 5.00mm
LMK1D1204PM	2:4	Individual output through pin control	350mV	1.2V	VQFN (28)	5.00mm × 5.00mm
LMK1D1204	2:4	Global output enable control through pin control	350mV	1.2V	VQFN (16)	3.00mm × 3.00mm

4.1 Device Comparison

Table 4-2. Device Comparison

DEVICE	DEVICE TYPE	FEATURES	OUTPUT SWING	OUTPUT COMMON MODE	PACKAGE	PACKAGE SIZE
LMK1D2102L	Dual 1:2	Global output bank enable and swing control pin.	350mV	0.7V(2)	VQFN (16)	3.00mm × 3.00mm
				1.2V		
			500mV	0.7V(2)		
				1V		
LMK1D2104L	Dual 1:4	Global output bank enable and swing control pin.	350mV	0.7V(2)	VQFN (28)	5.00mm × 5.00mm
				1.2V		
			500mV	0.7V(2)		
				1V		
LMK1D2106L	Dual 1:6	Individual output bank enable and swing control pin.	350mV	0.7V(2)	VQFN (40)	6.00mm × 6.00mm
				1.2V		
			500mV	0.7V(2)		
				1V		

Table 4-2. Device Comparison (continued)

DEVICE	DEVICE TYPE	FEATURES	OUTPUT SWING	OUTPUT COMMON MODE	PACKAGE	PACKAGE SIZE
LMK1D2108L	Dual 1:6	Individual output bank enable and swing control pin.	350mV	0.7V[2]	VQFN (48)	7.00mm × 7.00mm
				1.2		
			500mV	0.7V[2]		
				1V		
LMK1D2102	Dual 1:2	Global output enable control through pin control	350mV	1.2V	VQFN (16)	3.00mm × 3.00mm
LMK1D2104	Dual 1:4	Global output enable control through pin control	350mV	1.2V	VQFN (28)	5.00mm × 5.00mm
LMK1D2106	Dual 1:6	Global output enable and swing control through pin control	350mV	1.2V	VQFN (40)	6.00mm × 6.00mm
			500mV	1V		
LMK1D2108	Dual 1:8	Global output enable and swing control through pin control	350mV	1.2V	VQFN (48)	7.00mm × 7.00mm
			500mV	1V		
LMK1D1204	2:4	Global clock input selection and output enable control through pin control	350mV	1.2V	VQFN (16)	3.00mm × 3.00mm
LMK1D1204P	2:4	Individual output enable control through pin control	350mV	1.2V	VQFN (28)	5.00mm × 5.00mm
LMK1D1208	2:8	Global clock input selection and output enable control through pin control	350mV	1.2V	VQFN (28)	5.00mm × 5.00mm
LMK1D1208P	2:8	Individual output enable control through pin control	350mV	1.2V	VQFN (40)	6.00mm × 6.00mm
			500mV	1V		
LMK1D1208I	2:8	Individual output enable, swing, bank and clock input selection control through I^2C	350mV	1.2V	VQFN (40)	6.00mm × 6.00mm
			500mV	1V		
LMK1D1212	2:12	Global output enable and swing control through pin control	350mV	1.2V	VQFN (40)	6.00mm × 6.00mm
			500mV	1V		
LMK1D1216	2:16	Global output enable and swing control through pin control	350mV	1.2V	VQFN (48)	7.00mm × 7.00mm
			500mV	1V		
LMK1D1204I[1]	2:4	Individual output enable, swing, bank and clock input selection control through I^2C	350mV	1.2V	VQFN (16)	3.00mm × 3.00mm
			500mV	1V		
LMK1D1212I[1]	2:12	Individual output enable, swing, bank and clock input selection control through I^2C	350mV	1.2V	VQFN (40)	6.00mm × 6.00mm
			500mV	1V		
LMK1D1216I[1]	2:16	Individual output enable, swing, bank and clock input selection control through I^2C	350mV	1.2V	VQFN (48)	7.00mm × 7.00mm
			500mV	1V		
LMK1D1204L[1]	2:4	Global output bank enable and swing control pin.	350mV	0.7V[2]	VQFN (16)	3.00mm × 3.00mm
				1.2V		
LMK1D1208L[1]	2:8	Global output bank enable and swing control pin.	350mV	0.7V[2]	VQFN (28)	5.00mm × 5.00mm
				1.2V		

Table 4-2. Device Comparison (continued)

DEVICE	DEVICE TYPE	FEATURES	OUTPUT SWING	OUTPUT COMMON MODE	PACKAGE	PACKAGE SIZE
LMK1D1208PL(1)	2:8	Individual output enable control through pin control	350mV	0.7V(2)	VQFN (40)	6.00mm × 6.00mm
				1.2V		
			500mV	0.7V(2)		
				1V		
LMK1D1212L(1)	2:12	Individual output bank enable and swing control pin.	350mV	0.7V(2)	VQFN (40)	6.00mm × 6.00mm
				1.2V		
			500mV	0.7V(2)		
				1V		
LMK1D1216L(1)	2:16	Individual output bank enable and swing control pin.	350mV	0.7V(2)	VQFN (48)	7.00mm × 7.00mm
				1.2V		
			500mV	0.7V(2)		
				1V		
LMK1D1212IL(1)	2:12	Individual output enable, swing, bank and clock input selection control through I^2C	350mV	0.7V(2)	VQFN (40)	6.00mm × 6.00mm
				1V		
			500mV	0.7V(2)		
				1V		
LMK1D1216IL(1)	2:16	Individual output enable, swing, bank and clock input selection control through I^2C	350mV	0.7V(2)	VQFN (48)	7.00mm × 7.00mm
				1.2V		
			500mV	0.7V(2)		
				1V		

(1) Contact TI for more information on the device.
(2) 0.7V output common mode is only supported for VDD = 1.8V ± 5%.

5 Pin Configuration and Functions



Figure 5-1. LMK1D1204: RGT Package 16-Pin VQFN Top View



Figure 5-2. LMK1D1208: RHD Package 28-Pin VQFN Top View

Table 5-1. Pin Functions

PIN			TYPE[1]	DESCRIPTION
NAME	LMK1D1204	LMK1D1208		
DIFFERENTIAL/SINGLE-ENDED CLOCK INPUT				
IN0_P	6	9	I	Primary: Differential input pair or single-ended input
IN0_N	7	10		
IN1_P	3	5	I	Secondary: Differential input pair or single-ended input. Note that INP0, INN0 are used indistinguishably with IN0_P, IN0_N.
IN1_N	4	6		
INPUT SELECT				
IN_SEL	2	4	I	Input Selection with an internal 500kΩ pullup and 320kΩ pulldown resistor, selects input port; (See Table 8-1)

Table 5-1. Pin Functions (continued)

PIN			TYPE[1]	DESCRIPTION
NAME	LMK1D1204	LMK1D1208		
BIAS VOLTAGE OUTPUT				
V_{AC_REF0}	8	11	O	Bias voltage output for capacitive coupled inputs. If used, TI recommends using a 0.1µF capacitor to GND on this pin.
V_{AC_REF1}	—	7		
DIFFERENTIAL CLOCK OUTPUT				
OUT0_P	9	12	O	Differential LVDS output pair number 0
OUT0_N	10	13		
OUT1_P	11	16	O	Differential LVDS output pair number 1
OUT1_N	12	17		
OUT2_P	13	18	O	Differential LVDS output pair number 2
OUT2_N	14	19		
OUT3_P	15	20	O	Differential LVDS output pair number 3
OUT3_N	16	21		
OUT4_P	—	22	O	Differential LVDS output pair number 4
OUT4_N		23		
OUT5_P	—	24	O	Differential LVDS output pair number 5
OUT5_N		25		
OUT6_P	—	26	O	Differential LVDS output pair number 6
OUT6_N		27		
OUT7_P	—	2	O	Differential LVDS output pair number 7
OUT7_N		3		
SUPPLY VOLTAGE				
V_{DD}	5	8	P	Device Power Supply (1.8V or 2.5V or 3.3V)
		15		
		28		
GROUND				
GND	1	1	G	Ground
	—	14		
MISC				
DAP	DAP	DAP	GND	Die Attach Pad. Connect to the PCB ground plane for heat dissipation.
NC	—	—	NC	No Connection

(1) G = Ground, I = Input, O = Output, P = Power

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V_{DD}	Supply voltage	–0.3	3.6	V
V_{IN}	Input voltage	–0.3	3.6	V
V_O	Output voltage	–0.3	V_{DD} + 0.3	V
I_{IN}	Input current	–20	20	mA
I_O	Continuous output current	–50	50	mA
T_J	Junction temperature		135	°C
T_{stg}	Storage temperature (2)	–65	150	°C

(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
(2) Device unpowered

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1)	±3000	V
		Charged device model (CDM), per JEDEC specification JESD22C101, all pins(2)	±1000	

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{DD}	Core supply voltage	3.3V supply	3.135	3.3	3.465	V
		2.5V supply	2.375	2.5	2.625	
		1.8V supply	1.71	1.8	1.89	
Supply Ramp	Supply voltage ramp	Requires monotonic ramp (10-90% of V_{DD})	0.1		20	ms
T_A	Operating free-air temperature		–40		105	°C
T_J	Operating junction temperature		–40		135	°C

6.4 Thermal Information

THERMAL METRIC(1)		LMK1D1204 VQFN 16 PINS	LMK1D1208 VQFN 28 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	48.7	38.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	56.4	32.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	23.6	18.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.6	1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	23.6	18.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	8.6	8.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

6.5 Electrical Characteristics

VDD = 1.8V, 2.5V, 3.3V ± 5%, –40°C ≤T_A ≤ 105°C. Typical values are at VDD = 1.8V, 2.5V, 3.3V, 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY CHARACTERISTICS						
IDD_{STAT}	LMK1D1204	All-outputs enabled and unterminated, f = 0Hz		50		mA
IDD_{STAT}	LMK1D1208	All-outputs enabled and unterminated, f = 0Hz		55		mA
IDD_{100M}	LMK1D1204	All-outputs enabled, R_L = 100Ω, f =100MHz		60	72	mA
IDD_{100M}	LMK1D1208	All-outputs enabled, R_L = 100Ω, f =100MHz		78	95	mA
Vd_{I3}	3-state input	Open		0.4 × V_{CC}		V
V_{IH}	Input high voltage	Minimum input voltage for a logical "1" state	0.7 × V_{CC}		V_{CC} + 0.3	V
V_{IL}	Input low voltage	Maximum input voltage for a logical "0" state	–0.3		0.3 × V_{CC}	V
I_{IH}	Input high current	V_{DD} can be 1.8V/2.5V/3.3V with V_{IH} = V_{DD}			30	µA
I_{IL}	Input low current	V_{DD} can be 1.8V/2.5V/3.3V with V_{IH} = V_{DD}	–30			µA
$R_{pull-up(EN)}$	Input pullup resistor			500		kΩ
$R_{pull-down(EN)}$	Input pulldown resistor			320		kΩ
SINGLE-ENDED LVCMOS/LVTTL CLOCK INPUT (Applies to V_{DD} = 1.8V ± 5%, 2.5V ± 5% and 3.3V ± 5%)						
f_{IN}	Input frequency	Clock input	DC		250	MHz
V_{IN_S-E}	Single-ended Input Voltage Swing	Assumes a square wave input with two levels	0.4		3.465	V
dVIN/dt	Input Slew Rate (20% to 80% of the amplitude)		0.05			V/ns
I_{IH}	Input high current	V_{DD} = 3.465V, V_{IH} = 3.465V			50	µA
I_{IL}	Input low current	V_{DD} = 3.465V, V_{IL} = 0V	-30			µA
C_{IN_SE}	Input capacitance	at 25°C		3.5		pF
DIFFERENTIAL CLOCK INPUT (Applies to V_{DD} = 1.8V ± 5%, 2.5V ± 5% and 3.3V ± 5%)						
f_{IN}	Input frequency	Clock input			2	GHz
$V_{IN,DIFF(p-p)}$	Differential input voltage peak-to-peak {2x (V_{INP}-V_{INN})}	V_{ICM} = 1V (V_{DD} = 1.8V)	0.3		2.4	V_{PP}
		V_{ICM} = 1.25V (V_{DD} = 2.5V/3.3V)	0.3		2.4	

VDD = 1.8V, 2.5V, 3.3V ± 5%, –40°C ≤T_A ≤ 105°C. Typical values are at VDD = 1.8V, 2.5V, 3.3V, 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{ICM}	Input common mode voltage	$V_{IN,DIFF(P-P)}$ > 0.4V (V_{DD} = 1.8V/2.5/3.3V)	0.25		2.3	V
I_{IH}	Input high current	V_{DD} = 3.465V, V_{INP} = 2.4V, V_{INN} = 1.2V			30	µA
I_{IL}	Input low current	V_{DD} = 3.465V, V_{INP} = 0V, V_{INN} = 1.2V	–30			µA
C_{IN_S-E}	Input capacitance (Single-ended)	at 25°C		3.5		pF
LVDS DC OUTPUT CHARACTERISTICS						
|VOD|	Differential output voltage magnitude $\|V_{OUTP} - V_{OUTN}\|$	$V_{IN,DIFF(P-P)}$ = 0.3V, R_{LOAD} = 100Ω, AMP_SEL = 0	250	350	450	mV
|VOD|	Differential output voltage magnitude $\|V_{OUTP} - V_{OUTN}\|$	$V_{IN,DIFF(P-P)}$ = 0.3V, R_{LOAD} = 100Ω	250	350	450	mV
|VOD|	Differential output voltage magnitude $\|V_{OUTP} - V_{OUTN}\|$	$V_{IN,DIFF(P-P)}$ = 0.3V, R_{LOAD} = 100Ω, AMP_SEL = 1	400	500	650	mV
ΔVOD	Change in differential output voltage magnitude. Per output, defined as the difference between VOD in logic hi/lo states.	$V_{IN,DIFF(P-P)}$ = 0.3V, R_{LOAD} = 100Ω, AMP_SEL = 0	–15		15	mV
ΔVOD	Change in differential output voltage magnitude. Per output, defined as the difference between VOD in logic hi/lo states.	$V_{IN,DIFF(P-P)}$ = 0.3V, R_{LOAD} = 100Ω	–15		15	mV
ΔVOD	Change in differential output voltage magnitude	$V_{IN,DIFF(P-P)}$ = 0.3V, R_{LOAD} = 100Ω, AMP_SEL = 1	–20		20	mV
$V_{OC(SS)}$	Steady-state common mode output voltage	$V_{IN,DIFF(P-P)}$ = 0.3V, R_{LOAD} = 100Ω (V_{DD} = 1.8V)	1		1.2	V
		$V_{IN,DIFF(P-P)}$ = 0.3V, R_{LOAD} = 100Ω (V_{DD} = 2.5V/3.3V)	1.1		1.375	
$\Delta_{VOC(SS)}$	Change in steady-state common mode output voltage. Per output, defined as the difference in VOC in logic high/low states.	$V_{IN,DIFF(P-P)}$ = 0.3V, R_{LOAD} = 100Ω	–15		15	mV
LVDS AC OUTPUT CHARACTERISTICS						
V_{ring}	Output overshoot and undershoot	$V_{IN,DIFF(P-P)}$ = 0.3V, R_{LOAD} = 100Ω, f_{OUT} = 491.52MHz	–0.1		0.1	V_{OD}
V_{OS}	Output AC common mode	$V_{IN,DIFF(P-P)}$ = 0.3V, R_{LOAD} = 100Ω		50	100	mV_{pp}
I_{OS}	Short-circuit output current (differential)	V_{OUTP} = V_{OUTN}	–12		12	mA
$I_{OS(cm)}$	Short-circuit output current (common-mode)	V_{OUTP} = V_{OUTN} = 0	–24		24	mA
t_{PD}	Propagation delay	$V_{IN,DIFF(P-P)}$ = 0.3V, R_{LOAD} = 100Ω (1)	0.3		0.575	ns
$t_{SK,\ PP}$	Part-to-part skew	Skew between outputs on different parts subjected to the same operating conditions with the same input and output loading.			250	ps
$t_{SK,\ P}$	Pulse skew	50% duty cycle input, crossing point-to-crossing-point distortion (2)	–20		20	ps
$t_{RJIT(ADD)}$	Random additive Jitter (rms)	f_{IN} = 156.25MHz with 50% duty-cycle, Input slew rate = 1.5V/ns, Integration range = 12kHz - 20MHz, with output load R_{LOAD} = 100Ω		50	60	fs, RMS

VDD = 1.8V, 2.5V, 3.3V ± 5%, –40°C ≤T_A ≤ 105°C. Typical values are at VDD = 1.8V, 2.5V, 3.3V, 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Phase noise	Phase Noise for a carrier frequency of 156.25MHz with 50% duty-cycle, Input slew rate = 1.5V/ns with output load R_{LOAD} = 100Ω	PN_{1kHz}		–143		dBc/Hz
		PN_{10kHz}		-152		
		PN_{100kHz}		-157		
		PN_{1MHz}		-160		
		PN_{floor}		–164		

VDD = 1.8V, 2.5V, 3.3V ± 5%, –40°C ≤T_A ≤ 105°C. Typical values are at VDD = 1.8V, 2.5V, 3.3V, 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
MUX_{ISO}	Mux Isolation	f_{IN} = 156.25MHz. The difference in power level at f_{IN} when the selected clock is active and the unselected clock is static versus when the selected clock is inactive and the unselected clock is active.		80		dB
ODC	Output duty cycle	With 50% duty cycle input	45		55	%
t_R/t_F	Output rise and fall time	20% to 80% with R_{LOAD} = 100Ω			300	ps
V_{AC_REF}	Reference output voltage	VDD = 2.5V, I_{LOAD} = 100 µA	0.9	1.25	1.375	V
POWER SUPPLY NOISE REJECTION (PSNR) V_{DD} = 2.5V/ 3.3V						
PSNR	Power Supply Noise Rejection ($f_{carrier}$ = 156.25MHz)	10kHz, 100mVpp ripple injected on V_{DD}		–70		dBc
		1MHz, 100mVpp ripple injected on V_{DD}		–50		

(1) Measured between single-ended/differential input crossing point to the differential output crossing point.
(2) Defined as the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.

6.6 Typical Characteristics

The Figure 6-1 captures the variation of the LMK1D1208 current consumption with input frequency and supply voltage. The LMK1D1204 follows a similar trend. Figure 6-2 shows the variation of the differential output voltage (VOD) swept across frequency. This result is applicable to LMK1D1204 as well.

Figure 6-1 and Figure 6-2 serve as a guidance to the users on what to expect for the range of operating frequency supported by LMK1D120x. Note that these graphs are plotted for a limited number of frequencies and load conditions which do not necessarily represent the customer system.



Figure 6-1. LMK1D1208 Current Consumption vs. Frequency



Figure 6-2. LMK1D1208 VOD vs. Frequency

7 Parameter Measurement Information



Figure 7-1. LVDS Output DC Configuration During Device Test



Figure 7-2. LVDS Output AC Configuration During Device Test



Figure 7-3. DC-Coupled LVCMOS Input During Device Test



Figure 7-4. Output Voltage and Rise/Fall Time



A. Output skew is calculated as the greater of the following: the difference between the fastest and the slowest t_{PLHn} or the difference between the fastest and the slowest t_{PHLn} (n = 0, 1, 2, ..7)

B. Part to part skew is calculated as the greater of the following: the difference between the fastest and the slowest t_{PLHn} or the difference between the fastest and the slowest t_{PHLn} across multiple devices (n = 0, 1, 2, ..7)

Figure 7-5. Output Skew and Part-to-Part Skew



Figure 7-6. Output Overshoot and Undershoot



Figure 7-7. Output AC Common Mode

8 Detailed Description

8.1 Overview

The LMK1D120x LVDS drivers use CMOS transistors to control the output current. Therefore, proper biasing and termination are required to verify correct operation of the device and to maximize signal integrity.

The proper LVDS termination for signal integrity over two 50Ω lines is 100Ω between the outputs on the receiver end. Either DC-coupled termination or AC-coupled termination can be used for LVDS outputs. TI recommends placing a termination resistor close to the receiver. If the receiver is internally biased to a voltage different than the output common-mode voltage of the LMK1D12XX, AC-coupling must be used. If the LVDS receiver has internal 100Ω termination, external termination must be omitted.

8.2 Functional Block Diagram



8.3 Feature Description

The LMK1D120x is a low additive jitter LVDS fan-out buffer that can generate up to eight copies of two selectable LVPECL, LVDS, LP-HCSL, HCSL or LVCMOS inputs. The LMK1D120x can accept reference clock frequencies up to 2GHz while providing low output skew.

8.3.1 Fail-Safe Input and Hysteresis

The LMK1D120x family of devices is designed to support fail-safe input operation feature. This feature allows the user to drive the device inputs before V_{DD} is applied without damaging the device. Refer to *Specifications* for more information on the maximum input supported by the device. User must note that incorporating the fail-safe inputs also results in a slight increase in clock input pin capacitance.

The device also incorporates an input hysteresis which prevents random oscillation in absence of an input signal. Furthermore, this feature allows the input pins to be left open.

8.3.2 Input Mux

The LMK1D120x family of devices has a 2:1 input mux. This feature allows the user to select between the two clock inputs (using the IN_SEL pin) to the device and fan the inputs out to the outputs. More information on the input selection is provided in the next section.

8.4 Device Functional Modes

The two inputs of the LMK1D120x are internally muxed together and can be selected through the control pin (see Table 8-1). Unused input can be left floating thus reducing the need for additional components. Both AC- and DC-coupling schemes can be used with the LMK1D120x to provide greater system flexibility.

Table 8-1. Input Selection Table

IN_SEL	ACTIVE CLOCK INPUT
0	IN0_P, IN0_N
1	IN1_P, IN1_N
Open	None (1)

(1) The input buffers are disabled and the outputs are static logic low.

8.4.1 LVDS Output Termination

TI recommends unused outputs to be terminated differentially with a 100Ω resistor for optimum performance, although unterminated outputs are also okay but results in slight degradation in performance (Output AC common-mode V_{OS}) in the outputs being used.

The LMK1D120x can be connected to LVDS receiver inputs with DC- and AC-coupling as shown in Figure 8-1 and Figure 8-2 (respectively).



Figure 8-1. Output DC Termination



Figure 8-2. Output AC Termination (With the Receiver Internally Biased)

8.4.2 Input Termination

The LMK1D120x input stage is designed with flexibility in mind to allow the user to drive the device with a wide variety of signal types. This device can be interfaced with LVDS, LVPECL, LP-HCSL, HCSL, CML or LVCMOS drivers. Please refer to the *Electrical Characteristics* for more details.

LVDS drivers can be connected to LMK1D120x inputs with DC- and AC-coupling as shown Figure 8-3 and Figure 8-4 (respectively).



Figure 8-3. LVDS Clock Driver Connected to LMK1D120x Input (DC-Coupled)



Figure 8-4. LVDS Clock Driver Connected to LMK1D120x Input (AC-Coupled)

Figure 8-5 shows how to connect LVPECL inputs to the LMK1D120x. The series resistors are required to reduce the LVPECL signal swing if the signal swing is >1.6V_{PP}.



Figure 8-5. LVPECL Clock Driver Connected to LMK1D120x Input

Figure 8-6 illustrates how to couple a LVCMOS clock input to the LMK1D120x directly.



Figure 8-6. 1.8V/2.5V/3.3V LVCMOS Clock Driver Connected to LMK1D120x Input

For unused input, TI recommends grounding both input pins (INP, INN) using 1kΩ resistors.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The LMK1D120x is a low additive jitter universal to LVDS fan-out buffer with 2 selectable inputs. The small package, low output skew, and low additive jitter make for a flexible device in demanding applications.

9.2 Typical Application



Figure 9-1. Fan-Out Buffer for Line Card Application

9.2.1 Design Requirements

The LMK1D120x shown in Figure 9-1 is configured to select two inputs: a 156.25MHz LVDS clock from the backplane, or a secondary 156.25MHz LVCMOS 2.5V oscillator. The LVDS clock is AC-coupled and biased using the integrated reference voltage generator. A resistor divider is used to set the threshold voltage correctly for the LVCMOS clock. 0.1µF capacitors are used to reduce noise on both V_{AC_REF} and SECREF_N. Either input signal can be then fanned out to desired devices, as shown. The configuration example is driving 4 LVDS receivers in a line card application with the following properties:

- The PHY device is capable of DC-coupling with an LVDS driver such as the LMK1D120x. This PHY device features internal termination so no additional components are required for proper operation.
- The ASIC LVDS receiver features internal termination and operates at the same common-mode voltage as the LMK1D120x. Again, no additional components are required.
- The FPGA requires external AC-coupling, but has internal termination. 0.1µF capacitors are placed to provide AC-coupling. Similarly, the CPU is internally terminated, and requires only external AC-coupling capacitors.
- Unused outputs of the LMK1D device are terminated differentially with a 100Ω resistor for optimum performance.

9.2.2 Detailed Design Procedure

See *Input Termination* for proper input terminations, dependent on single-ended or differential inputs.

See *LVDS Output Termination* for output termination schemes depending on the receiver application.

TI recommends unused outputs to be terminated differentially with a 100Ω resistor for optimum performance, although unterminated outputs are also okay but results in slight degradation in performance (Output AC common-mode V_{OS}) in the outputs being used.

In this example, the PHY, ASIC, and FPGA or CPU require different schemes. Power-supply filtering and bypassing is critical for low-noise applications.

See *Power Supply Recommendations* for recommended filtering techniques. A reference layout is provided in *Low-Additive Jitter, Four LVDS Outputs Clock Buffer Evaluation Board* (SCAU043).

9.2.3 Application Curves

The low additive noise of the LMK1D1208 is shown in the following figures. The low noise 156.25MHz source with 24fs RMS jitter shown in Figure 9-2 drives the LMK1D1208, resulting in 46.4fs RMS when integrated from 12kHz to 20MHz (Figure 9-3). The resultant additive jitter is a low 39.7fs RMS for this configuration. Note that this result applies to the LMK1D1204 device as well.



A. Reference signal is low-noise Rohde and Schwarz SMA100B

Figure 9-2. LMK1D208 Reference Phase Noise, 156.25MHz, 24fs RMS (12kHz to 20MHz)



Figure 9-3. LMK1D1208 Output Phase Noise, 156.25MHz, 46.4fs RMS (12kHz to 20MHz)

The Figure 9-4 captures the low close-in phase noise of the LMK1D1208 device. The LMK1D1204 and LMK1D1208 have excellent flicker noise as a result of good process technology and design. This enables the use for clock distribution in radar systems, medical imaging systems and more which require ultra-low close-in phase noise clocks.



Figure 9-4. LMK1D1208 Output Phase Noise, 100MHz, 1kHz offset: -147dBc/Hz

9.3 Power Supply Recommendations

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Reducing noise from the system power supply is essential, especially when jitter or phase noise is critical to applications.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass capacitors provide the low impedance path for high-frequency noise and guard the power-supply system against the induced fluctuations. These bypass capacitors also provide instantaneous current surges as required by the device and must have low equivalent series resistance (ESR). To properly use the bypass capacitors, the capacitors must be placed close to the power-supply pins and laid out with short loops to minimize inductance. TI recommends adding as many high-frequency (for example, 0.1µF) bypass capacitors as there are supply pins in the package. TI recommends, but does not require, inserting a ferrite bead between the board power supply and the chip power supply that isolates the high-frequency switching noises generated by the clock driver; these beads prevent the switching noise from leaking into the board supply. Choose an appropriate ferrite bead with low DC resistance because providing adequate isolation between the board supply and the chip supply is imperative, as well as to maintain a voltage at the supply pins that is greater than the minimum voltage required for proper operation.

Figure 9-5 shows this recommended power-supply decoupling method.



Figure 9-5. Power Supply Decoupling

9.4 Layout

9.4.1 Layout Guidelines

For reliability and performance reasons, the die temperature must be limited to a maximum of 135°C.

The device package has an exposed pad that provides the primary heat removal path to the printed circuit board (PCB). To maximize the heat dissipation from the package, a thermal landing pattern including multiple vias to a ground plane must be incorporated into the PCB within the footprint of the package. The thermal pad must be soldered down to verify adequate heat conduction to of the package. Figure 9-6 shows a recommended land and via pattern for LMK1D1208.

9.4.2 Layout Example



Figure 9-6. Recommended PCB Layout, Top Layer



Figure 9-7. PCB Layout, GND Layer

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, *Low-Additive Jitter, Four LVDS Outputs Clock Buffer Evaluation Board*, user's guide
- Texas Instruments, *Power Consumption of LVPECL and LVDS*, analog design journal
- Texas Instruments, *Semiconductor and IC Package Thermal Metrics*, application note
- Texas Instruments, *Using Thermal Calculation Tools for Analog Components*, application note

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary	This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (June 2023) to Revision C (February 2026)	Page
• Added the *Thermal Information* table in the *Specifications*	8

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LMK1D1204RGTR	Active	Production	VQFN (RGT) | 16	3000 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 105	LD1204
LMK1D1204RGTR.B	Active	Production	VQFN (RGT) | 16	3000 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 105	LD1204
LMK1D1204RGTRG4	Active	Production	VQFN (RGT) | 16	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LD1204
LMK1D1204RGTRG4.B	Active	Production	VQFN (RGT) | 16	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LD1204
LMK1D1204RGTT	Active	Production	VQFN (RGT) | 16	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LD1204
LMK1D1204RGTT.B	Active	Production	VQFN (RGT) | 16	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LD1204
LMK1D1208RHDR	Active	Production	VQFN (RHD) | 28	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LMK1D 1208
LMK1D1208RHDR.B	Active	Production	VQFN (RHD) | 28	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LMK1D 1208
LMK1D1208RHDT	Active	Production	VQFN (RHD) | 28	250 | SMALL T&R	Yes	POST PLATE AG RING	Level-1-260C-UNLIM	-40 to 105	LMK1D 1208
LMK1D1208RHDT.B	Active	Production	VQFN (RHD) | 28	250 | SMALL T&R	Yes	POST PLATE AG RING	Level-1-260C-UNLIM	-40 to 105	LMK1D 1208
LMK1D1208RHDTG4	Active	Production	VQFN (RHD) | 28	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LMK1D 1208
LMK1D1208RHDTG4.B	Active	Production	VQFN (RHD) | 28	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LMK1D 1208

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK1D1204RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
LMK1D1204RGTRG4	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
LMK1D1204RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
LMK1D1208RHDR	VQFN	RHD	28	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
LMK1D1208RHDT	VQFN	RHD	28	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
LMK1D1208RHDTG4	VQFN	RHD	28	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK1D1204RGTR	VQFN	RGT	16	3000	367.0	367.0	35.0
LMK1D1204RGTRG4	VQFN	RGT	16	3000	367.0	367.0	35.0
LMK1D1204RGTT	VQFN	RGT	16	250	210.0	185.0	35.0
LMK1D1208RHDR	VQFN	RHD	28	3000	367.0	367.0	35.0
LMK1D1208RHDT	VQFN	RHD	28	250	210.0	185.0	35.0
LMK1D1208RHDTG4	VQFN	RHD	28	250	210.0	185.0	35.0

RGT 16 VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

PACKAGE OUTLINE

RGT0016C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4222419/E 07/2025

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:
85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4222419/E 07/2025

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

GENERIC PACKAGE VIEW

RHD 28

VQFN - 1 mm max height

5 x 5 mm, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4204400/G

RHD0028B

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RHD0028B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 18X



SOLDER MASK DETAILS

4226146/A 08/2020

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 20X

EXPOSED PAD 29
76% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4226146/A 08/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale, TI’s General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Last updated 10/2025