

LMV331 Single, LMV393 Dual, LMV339 Quad General-Purpose Low-Voltage Comparators

1 Features

- 2.7V and 5V performance
- Low supply current
 - LMV331 26µA typical
 - LMV393 50µA typical
 - LMV339 100µA typical
- Input common-mode voltage range includes ground
- Low output saturation voltage 150mV typical
- Open-collector output for maximum flexibility

2 Applications

- Vacuum robot
- Server PSU
- Cordless power tool
- Appliances
- Building automation
- Factory automation & control

3 Description

The LMV393 and LMV339 devices are low-voltage (2.7V to 5.5V) versions of the dual and quad comparators, LM393 and LM339, which operate from 5V to 30V. The LMV331 is the single-comparator version.


The LMV331, LMV339, and LMV393 are the most cost-effective devices for applications where low-voltage operation, low power, and space saving are the primary specifications in circuit design for portable consumer products. These devices offer specifications that meet or exceed the familiar LM339 and LM393 devices at a fraction of the supply current.

Device Information

| PART NUMBER | PACKAGE (PIN) ⁽¹⁾ | BODY SIZE (NOM) ⁽²⁾ |
|--------------------|------------------------------|--------------------------------|
| LMV339 (Quad) | SOIC (14) | 3.91mm x 8.65mm |
| | TSSOP (14) | 4.40mm x 5.00mm |
| | X2QFN (14) | 2.00mm x 2.00mm |
| LMV393 (Dual) | SOIC (8) | 3.91mm x 4.90mm |
| | TSSOP (8) | 3.00mm x 4.40mm |
| LMV331 (Single) | SC-70 (5) | 1.25mm x 2.00mm |
| | SOT-23 (5) | 1.60mm x 2.90mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) The package size (length x width) is a nominal value and includes pins, where applicable



Simplified Schematic







An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

| | | | |
|--|----------|--|-----------|
| 1 Features | 1 | 6.3 Feature Description..... | 9 |
| 2 Applications | 1 | 6.4 Device Functional Modes..... | 9 |
| 3 Description | 1 | 7 Application and Implementation | 10 |
| 4 Pin Configuration and Functions | 3 | 7.1 Application Information..... | 10 |
| 5 Specifications | 4 | 7.2 Typical Application..... | 10 |
| 5.1 Absolute Maximum Ratings..... | 4 | 8 Power Supply Recommendations | 12 |
| 5.2 ESD Ratings..... | 4 | 9 Layout | 12 |
| 5.3 Recommended Operating Conditions..... | 4 | 9.1 Layout Guidelines..... | 12 |
| 5.4 Thermal Information..... | 4 | 9.2 Layout Example..... | 12 |
| 5.5 Electrical Characteristics, $V_{CC+} = 2.7V$ | 5 | 10 Device and Documentation Support | 13 |
| 5.6 Switching Characteristics, $V_{CC+} = 2.7V$ | 5 | 10.1 Related Links..... | 13 |
| 5.7 Electrical Characteristics, $V_{CC+} = 5V$ | 6 | 11 Trademarks | 13 |
| 5.8 Switching Characteristics, $V_{CC+} = 5V$ | 6 | 12 Electrostatic Discharge Caution | 13 |
| 5.9 Typical Characteristics..... | 7 | 13 Glossary | 13 |
| 6 Detailed Description | 9 | 14 Revision History | 14 |
| 6.1 Overview..... | 9 | 15 Mechanical, Packaging, and Orderable | |
| 6.2 Functional Block Diagram..... | 9 | Information | 15 |

4 Pin Configuration and Functions

**LMV339 . . . D OR PW PACKAGE
(TOP VIEW)**

**LMV339 . . . RUC PACKAGE
(TOP VIEW)**

**LMV393 . . . D, DDU, DGK OR PW PACKAGE
(TOP VIEW)**

**LMV331 . . . DBV OR DCK PACKAGE
(TOP VIEW)**

Table 4-1. Pin Functions

| NAME | PIN | | | | TYPE | DESCRIPTION | | |
|------------------------------------|-------------|---------------|--------------|---------------|------|-------------------------------|--|--|
| | LMV331 | LMV393 | LMV339 | | | | | |
| | DBV, DCK | D, DGK, PW | D, PW | RUC | | | | |
| 1IN- , 2IN- , 3IN- , 4IN- | 3 | 2, 6 | 4, 6, 8, 10 | 3, 5, 7, 9 | I | Comparator negative input pin | | |
| 1IN+ , 2IN+ , 3IN+ , 4IN+ | 1 | 3, 5 | 5, 7, 9, 11 | 4, 6, 8, 10 | I | Comparator positive input pin | | |
| GND | 2 | 4 | 12 | 11 | I | Ground | | |
| 1OUT, 2OUT, 3OUT, 4OUT | 4 | 1, 7 | 2, 1, 14, 13 | 1, 14, 13, 12 | O | Comparator output pin | | |
| V _{CC} + | 5 | 8 | 3 | 2 | I | Supply Pin | | |

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT | |
|------------------|---|--|--|------------------|------|-----------|
| V _{CC} | Supply voltage ⁽²⁾ | | | 5.5 | V | |
| V _{ID} | Differential input voltage ⁽³⁾ | | | ±5.5 | V | |
| V _I | Input voltage range (either input) | | 0 | V _{CC+} | V | |
| | Duration of output short circuit (one amplifier) to ground ⁽⁴⁾ | | At or below T _A = 25°C, V _{CC} ≤ 5.5V | | | Unlimited |
| T _J | Operating virtual junction temperature | | | 150 | °C | |
| T _{stg} | Storage temperature range | | -65 | 150 | °C | |

(1) Stresses beyond those listed under *Absolute Maximum Ratings* can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [Section 5.3](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability.

(2) All voltage values (except differential voltages and V_{CC} specified for the measurement of I_{OS}) are with respect to the network GND.

(3) Differential voltages are at IN+ with respect to IN-.

(4) Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.

5.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| V _(ESD) | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | ±2000 | V |
| | | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | ±1000 | |

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

| | | | MIN | MAX | UNIT |
|------------------|--|--|-----|------------------------|------|
| V _{CC} | Supply voltage (single-supply operation) | | 2.7 | 5.5 | V |
| V _{OUT} | Output voltage | | | V _{CC+} + 0.3 | V |
| T _A | Operating free-air temperature | | -40 | 125 | °C |

5.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | LMV339 | | | LMV393 | | | | LMV331 | | UNIT °C/W | |
|-------------------------------|--|-----|-----|--------|-----|-----|-----|--------|-----|--------------|------|
| | D | PW | RUC | D | DDU | DGK | PW | DBV | DCK | | |
| | 14 PINS | | | 8 PINS | | | | 5 PINS | | | |
| R _{θJA} | Junction-to-ambient thermal resistance | 136 | 155 | 216 | 168 | 210 | 216 | 222 | 224 | 238 | °C/W |
| R _{θJC(top)} | Junction-to-case (top) thermal resistance | — | — | 51.3 | — | — | — | — | — | | |
| R _{θJB} | Junction-to-board thermal resistance | — | — | 59.0 | — | — | — | — | — | | |
| Ψ _{JT} | Junction-to-top characterization parameter | — | — | 1.2 | — | — | — | — | — | | |
| Ψ _{JB} | Junction-to-board characterization parameter | — | — | 59.0 | — | — | — | — | — | | |

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

5.5 Electrical Characteristics, $V_{CC+} = 2.7V$

$V_{CC+} = 2.7V$, GND = 0V, at specified free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | T_A | MIN | TYP | MAX | UNIT |
|----------------|---|------------------|-----------|------|-----|-------|
| V_{IO} | Input offset voltage | 25°C | | +0.5 | 7 | mV |
| α_{VIO} | Average temperature coefficient of input offset voltage | –40°C to 125°C | | 5 | | µV/°C |
| I_{IB} | Input bias current | 25°C | 0.005 | 250 | | nA |
| | | –40°C to 125°C | | 400 | | |
| I_{IO} | Input offset current | 25°C | 0.001 | 50 | | nA |
| | | –40°C to 125°C | | 150 | | |
| I_O | Output current (sinking) | $V_O \leq 1.5V$ | 25°C | 5 | 23 | mA |
| | Output Leakage Current | 25°C | 0.003 | | | µA |
| | | –40°C to 125°C | | 1 | | |
| V_{ICR} | Common-mode input voltage range | 25°C | –0.1 to 2 | | | V |
| V_{SAT} | Saturation voltage | $I_O \leq 1.5mA$ | 25°C | 150 | | mV |
| I_{CC} | LMV331 | 25°C | 26 | 100 | | µA |
| | LMV393 (both comparators) | 25°C | 50 | 140 | | |
| | LMV339 (all four comparators) | 25°C | 100 | 200 | | |

5.6 Switching Characteristics, $V_{CC+} = 2.7V$

$T_A = 25^\circ C$, $V_{CC+} = 2.7V$, $R_L = 5.1k\Omega$, GND = 0V (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | TYP | UNIT |
|-----------|--|------|------|
| t_{PHL} | Propagation delay high to low level output switching Input overdrive = 10mV | 1000 | ns |
| | Input overdrive = 100mV | 350 | |
| t_{PLH} | Propagation delay low to high level output switching Input overdrive = 10mV | 500 | ns |
| | Input overdrive = 100mV | 400 | |

5.7 Electrical Characteristics, $V_{CC+} = 5V$

$V_{CC+} = 5V$, GND = 0V, at specified free-air temperature (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | T _A | MIN | TYP | MAX | UNIT |
|------------------------|---|-------------------------------|----------------|-------------|------|-----|-------|
| V _{IO} | Input offset voltage | | 25°C | | +0.5 | 7 | mV |
| | | | –40°C to 125°C | | | 9 | |
| α _{VIO} | Average temperature coefficient of input offset voltage | | 25°C | | 5 | | μV/°C |
| I _{IB} | Input bias current | | 25°C | 0.005 | 250 | | nA |
| | | | –40°C to 125°C | | | 400 | |
| I _{IO} | Input offset current | | 25°C | 0.001 | 50 | | nA |
| | | | –40°C to 125°C | | | 150 | |
| I _O | Output current (sinking) | $V_O \leq 1.5V$ | 25°C | 10 | 84 | | mA |
| Output Leakage Current | | | 25°C | 0.003 | | | μA |
| | | | –40°C to 125°C | | | 1 | |
| V _{ICR} | Common-mode input voltage range | | 25°C | –0.1 to 4.2 | | | V |
| A _{VD} | Large-signal differential voltage gain | | 25°C | 20 | 50 | | V/mV |
| V _{SAT} | Saturation voltage | $I_O \leq 4 \text{ mA}$ | 25°C | 150 | 400 | | mV |
| | | | –40°C to 125°C | | | 700 | |
| I _{CC} | LMV331 | | 25°C | 26 | 120 | | μA |
| | | | –40°C to 125°C | | | 150 | |
| | | LMV393 (both comparators) | 25°C | 50 | 200 | | |
| | | | –40°C to 125°C | | | 250 | |
| | | LMV339 (all four comparators) | 25°C | 100 | 300 | | |
| | | | –40°C to 125°C | | | 350 | |

5.8 Switching Characteristics, $V_{CC+} = 5V$

T_A = 25°C, $V_{CC+} = 5V$, $R_L = 5.1\text{kΩ}$, GND = 0V (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | TYP | UNIT |
|------------------|--|-------------------------|-----|------|
| t _{PHL} | Propagation delay high to low level output switching | Input overdrive = 10mV | 600 | ns |
| | | Input overdrive = 100mV | 200 | |
| t _{PLH} | Propagation delay low to high level output switching | Input overdrive = 10mV | 450 | ns |
| | | Input overdrive = 100mV | 300 | |

5.9 Typical Characteristics

Unless otherwise specified, $V_S = +5V$, single supply, $TA = 25^\circ C$




Figure 5-1. Supply Current vs Supply Voltage Output High




Figure 5-2. Supply Current vs Supply Voltage Output Low




Figure 5-3. Output Voltage vs Output Current




Figure 5-4. Input Bias Current vs Supply Voltage




Figure 5-5. Response Time vs Input Overdrives Negative Transition ($V_{CC}=5V$)




Figure 5-6. Response Time vs Input Overdrives Positive Transition ($V_{CC} = 5V$)

5.9 Typical Characteristics (continued)

Unless otherwise specified, VS = +5V, single supply, TA = 25°C




Figure 5-7. Response Time vs Input Overdrives Negative Transition ($V_{CC} = 2.7V$)




Figure 5-8. Response Time vs Input Overdrives Positive Transition ($V_{CC} = 2.7V$)


6 Detailed Description

6.1 Overview

The LMV331, LMV393 and LMV339 family of comparators have the ability to operate up to 5V on the supply pin. This standard device has proven ubiquity and versatility across a wide range of applications. This is due to its low I_Q and fast response.

The open-drain output allows the user to configure the output's logic low voltage (V_{OL}) and can be utilized to enable the comparator to be used in AND functionality.

6.2 Functional Block Diagram



6.3 Feature Description

The LMV331, LMV393 and LMV339 consists of a PNP input, whose V_{be} creates a limit on the input common mode voltage capability, allowing LMV33x to accurately function from ground to $V_{CC} - V_{be}$ (about 700mV) differential input. This enables much head room for modern day supplies of 3.3V and 5.0V.

The output consists of an open drain NPN (pull-down or low side) transistor. The output NPN sinks current when the negative input voltage is higher than the positive input voltage and the offset voltage. The V_{OL} is resistive and scales with the output current. Please see [Figure 5-3](#) for V_{OL} values with respect to the output current.

6.4 Device Functional Modes

6.4.1 Voltage Comparison

The LMV33x operates solely as a voltage comparator, comparing the differential voltage between the positive and negative pins and outputs a logic low or high impedance (logic high with pull-up) based on the input differential polarity.

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

LMV331, LMV393, and LMV339 typically is used to compare a single signal to a reference or two signals against each other. Many users take advantage of the open drain output to drive the comparison logic output to a logic voltage level to an MCU or logic device. The wide supply range and high voltage capability makes LMV331, LMV393, and LMV33 is an excellent choice for level shifting to a higher or lower voltage.

7.2 Typical Application




Figure 7-1. Typical Application Schematic

7.2.1 Design Requirements

For this design example, use the parameters listed in [Table 7-1](#) as the input parameters.

Table 7-1. Design Parameters

| DESIGN PARAMETER | EXAMPLE VALUE |
|--|-------------------|
| Input Voltage Range | 0V to 4.2V |
| Supply Voltage | 2.7V to 5V |
| Logic Supply Voltage (R_{PULLUP} Voltage) | 1V to 5V |
| Output Current (V_{LOGIC}/R_{PULLUP}) | 1 μ A to 20mA |
| Input Overdrive Voltage | 100mV |
| Reference Voltage | 2.5V |
| Load Capacitance (C_L) | 15pF |

7.2.2 Detailed Design Procedure

When using LMV331, LMV393, and LMV33 in a general comparator application, determine the following:

- Input Voltage Range
- Minimum Overdrive Voltage
- Output and Drive Current
- Response Time

7.2.2.1 Input Voltage Range

When choosing the input voltage range, the input common mode voltage range (V_{ICR}) must be taken into account. If operating temperature is above or below 25°C the V_{ICR} can range from 0V to $V_{CC} - 0.7V$. This limits the input voltage range to as high as $V_{CC} - 0.7V$ and as low as 0V. Operation outside of this range can yield incorrect comparisons.

Below is a possible list of input voltage situation and the outcomes:

1. When both IN- and IN+ are both within the common mode range:
 - a. If IN- is higher than IN+ and the offset voltage, the output is low and the output transistor is sinking current
 - b. If IN- is lower than IN+ and the offset voltage, the output is high impedance and the output transistor is not conducting
2. When IN- is higher than common mode and IN+ is within common mode, the output is low and the output transistor is sinking current
3. When IN+ is higher than common mode and IN- is within common mode, the output is high impedance and the output transistor is not conducting
4. When IN- and IN+ are both higher than common mode, the output is low and the output transistor is sinking current

7.2.2.2 Minimum Overdrive Voltage

Overdrive Voltage is the differential voltage produced between the positive and negative inputs of the comparator over the offset voltage (V_{IO}). To make an accurate comparison; the Overdrive Voltage (V_{OD}) must be higher than the input offset voltage (V_{IO}). Overdrive voltage can also determine the response time of the comparator, with the response time decreasing with increasing overdrive. [Figure 7-2](#) show positive and negative response times with respect to overdrive voltage.

7.2.2.3 Output and Drive Current

Output current is determined by the pull-up resistance (R_{pullup}) and Vlogic voltage, refer to [Figure 7-1](#). The output current produces a output low voltage (V_{OL}) from the comparator. In which V_{OL} is proportional to the output current. Use [Figure 5-3](#) to determine V_{OL} based on the output current.

The output current can also effect the transient response. This is explained in the next section.

7.2.2.4 Response Time

The transient response can be determined by the load capacitance (C_L), load/pull-up resistance (R_{PULLUP}) and equivalent collector-emitter resistance (R_{CE}).

- The positive response time (τ_p) is approximately $\tau_p = R_{PULLUP} \times C_L$
- The negative response time (τ_n) is approximately $\tau_n = R_{CE} \times C_L$
 - R_{CE} can be determine by taking the slope of [Figure 5-3](#) in its linear region at the desired temperature, or by dividing the V_{OL} by I_{out}

7.2.3 Application Curves

The following curves were generated with 5V on V_{CC} and V_{Logic} , $R_{PULLUP} = 5.1\text{k}\Omega$, and 50pF scope probe.




Figure 7-2. Response Time for Various Overdrives (Negative Transition)

8 Power Supply Recommendations

For fast response and comparison applications with noisy or AC inputs, a bypass capacitor is recommended on the supply pin to reject any variation on the supply voltage. This variation cause temporary fluctuations in the comparator's input common mode range and create an inaccurate comparison.

9 Layout

9.1 Layout Guidelines

For accurate comparator applications without hysteresis, a stable power supply is necessary with minimized noise and glitches, which can affect the high level input common mode voltage range. To achieve this, add a bypass capacitor between the supply voltage and ground. This can be implemented on the positive power supply and negative supply (if available). If a negative supply is not being used, do not put a capacitor between the IC's GND pin and system ground.

9.2 Layout Example




Figure 9-1. LMV331 Layout Example

10 Device and Documentation Support

10.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 10-1. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|--------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|
| LMV331 | Click here |
| LMV393 | Click here |
| LMV339 | Click here |

11 Trademarks

All trademarks are the property of their respective owners.

12 Electrostatic Discharge Caution

 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

14 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision U (October 2020) to Revision V (May 2025) Page

| | |
|--|---|
| • Updated <i>Device Information</i> table..... | 1 |
| • Corrected incorrect <i>Feature Description</i> text about input voltage conditions for output sinking..... | 9 |

Changes from Revision T (January 2015) to Revision U (October 2020) Page

| | |
|--|---|
| • Updated the numbering format for tables, figures and cross-references throughout the document..... | 1 |
|--|---|

Changes from Revision S (January 2015) to Revision T (January 2015) Page

| | |
|---|---|
| • Added <i>Applications</i> , <i>Device Information</i> table, <i>Pin Functions</i> table, <i>ESD Ratings</i> table, <i>Thermal Information</i> table, <i>Typical Characteristics</i> , <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section..... | 1 |
| • Deleted <i>Ordering Information</i> table. See the orderable addendum at the end of the data sheet..... | 1 |

Changes from Revision R (May 2012) to Revision S (January 2015) Page

| | |
|--|---|
| • Updated operating temperature range..... | 4 |
|--|---|

Changes from Revision Q (April 2012) to Revision R (May 2012) Page

| | |
|---|---|
| • Added RUC to marking list (table later removed in T)..... | 3 |
|---|---|

Changes from Revision P (March 2012) to Revision Q (April 2012) Page

| | |
|---|---|
| • Corrected the Top Side Marking for RUC package, RT_ (table removed in T)..... | 3 |
|---|---|

Changes from Revision O (February 2012) to Revision P (March 2012) Page

| | |
|--|---|
| • Corrected typo in Ordering Information Table for Top Side Marking, R9_ (table removed in T)..... | 3 |
|--|---|

Changes from Revision N (April 2011) to Revision O (February 2012) Page

| | |
|---|---|
| • Changed V _I in the <i>Absolute Maximum Ratings</i> from 5.5V to V _{CC+} | 4 |
|---|---|

Changes from Revision M (November 2005) to Revision N (April 2011) Page

| | |
|--|---|
| • Changed document format from Quicksilver to DocZone..... | 1 |
| • Added RUC package pin out drawing..... | 3 |

15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|-----------------------|---------------|----------------------|------------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| LMV331IDBVR | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (R1IF, R1IK) |
| LMV331IDBVR.A | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (R1IF, R1IK) |
| LMV331IDBVR.B | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (R1IF, R1IK) |
| LMV331IDBVRE4 | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (R1IF, R1IK) |
| LMV331IDBVRG4 | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (R1IF, R1IK) |
| LMV331DBVT | Obsolete | Production | SOT-23 (DBV) 5 | - | - | Call TI | Call TI | -40 to 125 | (R1IF, R1IK) |
| LMV331IDCKR | Active | Production | SC70 (DCK) 5 | 3000 LARGE T&R | Yes | NIPDAU NIPDAUAG | Level-1-260C-UNLIM | -40 to 125 | (R2F, R2K, R2R) |
| LMV331IDCKR.A | Active | Production | SC70 (DCK) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (R2F, R2K, R2R) |
| LMV331IDCKR.B | Active | Production | SC70 (DCK) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (R2F, R2K, R2R) |
| LMV331IDCKRE4 | Active | Production | SC70 (DCK) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (R2F, R2K, R2R) |
| LMV331IDCKRG4 | Active | Production | SC70 (DCK) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (R2F, R2K, R2R) |
| LMV331IDCKT | Obsolete | Production | SC70 (DCK) 5 | - | - | Call TI | Call TI | -40 to 125 | (R2F, R2R) |
| LMV339ID | Obsolete | Production | SOIC (D) 14 | - | - | Call TI | Call TI | -40 to 125 | LMV339I |
| LMV339IDR | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LMV339I |
| LMV339IDR.A | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LMV339I |
| LMV339IDRG4 | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LMV339I |
| LMV339IDRG4.A | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LMV339I |
| LMV339IPW | Obsolete | Production | TSSOP (PW) 14 | - | - | Call TI | Call TI | -40 to 125 | MV339I |
| LMV339IPWR | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV339I |
| LMV339IPWR.A | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV339I |
| LMV339IPWR.B | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV339I |
| LMV339IPWRG4 | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV339I |
| LMV393ID | Obsolete | Production | SOIC (D) 8 | - | - | Call TI | Call TI | -40 to 125 | MV393I |
| LMV393IDGKR | Active | Production | VSSOP (DGK) 8 | 2500 LARGE T&R | Yes | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | (R9B, R9Q, R9R) |
| LMV393IDGKR.A | Active | Production | VSSOP (DGK) 8 | 2500 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | (R9B, R9Q, R9R) |
| LMV393IDGKR.B | Active | Production | VSSOP (DGK) 8 | 2500 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | (R9B, R9Q, R9R) |
| LMV393IDR | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | MV393I |
| LMV393IDR.A | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV393I |
| LMV393IDR.B | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV393I |

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|-----------------------|---------------|----------------------|----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| LMV393IDRG4 | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV393I |
| LMV393IDRG4.A | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV393I |
| LMV393IDRG4.B | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV393I |
| LMV393IPW | Obsolete | Production | TSSOP (PW) 8 | - | - | Call TI | Call TI | -40 to 125 | MV393I |
| LMV393IPWR | Active | Production | TSSOP (PW) 8 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV393I |
| LMV393IPWR.A | Active | Production | TSSOP (PW) 8 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV393I |
| LMV393IPWRG4 | Active | Production | TSSOP (PW) 8 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MV393I |

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMV331, LMV393 :


- Automotive : [LMV331-Q1](#), [LMV393-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


TAPE AND REEL INFORMATION


| | |
|----|---|
| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| LMV331IDBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.17 | 3.23 | 1.37 | 4.0 | 8.0 | Q3 |
| LMV331IDBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| LMV331IDBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| LMV331IDCKR | SC70 | DCK | 5 | 3000 | 178.0 | 9.0 | 2.4 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| LMV331IDCKR | SC70 | DCK | 5 | 3000 | 178.0 | 9.0 | 2.4 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| LMV339IDR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| LMV339IDRG4 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| LMV339IPWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| LMV393IDGKR | VSSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.3 | 1.3 | 8.0 | 12.0 | Q1 |
| LMV393IDGKR | VSSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.25 | 3.35 | 1.25 | 8.0 | 12.0 | Q1 |
| LMV393IDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| LMV393IDRG4 | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| LMV393IDRG4 | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| LMV393IPWR | TSSOP | PW | 8 | 2000 | 330.0 | 12.4 | 7.0 | 3.6 | 1.6 | 8.0 | 12.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LMV331IDBVR | SOT-23 | DBV | 5 | 3000 | 205.0 | 200.0 | 33.0 |
| LMV331IDBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| LMV331IDBVR | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 |
| LMV331IDCKR | SC70 | DCK | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| LMV331IDCKR | SC70 | DCK | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| LMV339IDR | SOIC | D | 14 | 2500 | 353.0 | 353.0 | 32.0 |
| LMV339IDRG4 | SOIC | D | 14 | 2500 | 353.0 | 353.0 | 32.0 |
| LMV339IPWR | TSSOP | PW | 14 | 2000 | 353.0 | 353.0 | 32.0 |
| LMV393IDGKR | VSSOP | DGK | 8 | 2500 | 370.0 | 355.0 | 55.0 |
| LMV393IDGKR | VSSOP | DGK | 8 | 2500 | 366.0 | 364.0 | 50.0 |
| LMV393IDR | SOIC | D | 8 | 2500 | 353.0 | 353.0 | 32.0 |
| LMV393IDRG4 | SOIC | D | 8 | 2500 | 340.5 | 338.1 | 20.6 |
| LMV393IDRG4 | SOIC | D | 8 | 2500 | 353.0 | 353.0 | 32.0 |
| LMV393IPWR | TSSOP | PW | 8 | 2000 | 353.0 | 353.0 | 32.0 |


PACKAGE OUTLINE

DBV0005A



SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/K 08/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


PACKAGE OUTLINE

DGK0008A



VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4214862/A 04/2023

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A

TM VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4214862/A 04/2023

NOTES: (continued)


11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

PACKAGE OUTLINE

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4220718/A 09/2016

NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

EXAMPLE BOARD LAYOUT


D0014A

SOIC - 1.75 mm max height


SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
SCALE:8X



NON SOLDER MASK
DEFINED



SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



**SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:8X**

4220718/A 09/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


PACKAGE OUTLINE

DCK0005A



SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214834/G 11/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

EXAMPLE BOARD LAYOUT


DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X



4214834/G 11/2024

NOTES: (continued)


7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:18X

4214834/G 11/2024

NOTES: (continued)


9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X


4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


PACKAGE OUTLINE

PW0014A



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220202/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



**SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X**

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


PACKAGE OUTLINE

PW0008A



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4221848/A 02/2015

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153, variation AA.

EXAMPLE BOARD LAYOUT


PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:10X



4221848/A 02/2015

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

4221848/A 02/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


RUC 14

X2QFN - 0.4 mm max height

2 x 2, 0.4 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4229871/A

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025