











LP3990-Q1

SNVSA66A - OCTOBER 2014-REVISED DECEMBER 2015

# LP3990-Q1 150-mA Linear Voltage Regulator for Digital Applications

#### **Features**

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results
  - Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature Range
- Input Voltage Range: 2 V to 6 V
- 1% Voltage Accuracy at Room Temperature
- Output Voltage Range: 0.8 V to 3.3 V
- Output Current: 150 mA
- Logic Controlled Enable
- Thermal-Overload and Short-Circuit Protection
- Virtually Zero I<sub>O</sub> (Disabled), < 10 nA
- Very Low I<sub>Q</sub> (Enabled): 43 μA
- Low Output Noise: 150 μV<sub>RMS</sub>
- PSRR: 55 dB at 1 kHz
- Fast Start-Up: 105 µs
- Stable with Ceramic Capacitor
- Output Stable Capacitors, 1 µF
- No Noise Bypass Capacitor Required

## 3 Description

The LP3990-Q1 regulator is designed to meet the requirements of portable, battery-powered systems providing an accurate output voltage, low-noise, and low-quiescent current. The LP3990-Q1 will provide a 0.8-V output from the low input voltage of 2 V at up to a 150-mA load current. When switched into shutdown mode via a logic signal at the enable pin (EN), the power consumption is reduced to virtually zero.

The LP3990-Q1 is designed to be stable with spacesaving ceramic capacitors with values as low as 1 µF.

Performance is specified for a -40°C to +125°C junction temperature range.

For output voltage options please refer to package option addendum (POA) or contact the Texas Instruments Sales Office.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE
LP3990-Q1	DSBGA (4)	1.324 mm x 1.045 mm (MAX)

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## **Applications**

- Infotainment
- Instrumentation
- **Body Electronics**

# Simplified Schematic $V_{OUT}$ IN OUT Cout LP3990 1 µF ΕN **GND GND**



## **Table of Contents**

1	Features 1		7.4 Device Functional Modes	10
2	Applications 1	8	Application and Implementation	11
3	Description 1		8.1 Application Information	11
4	Revision History2		8.2 Typical Application	11
5	Pin Configuration and Functions	9	Power Supply Recommendations	14
6	Specifications4	10	Layout	14
•	6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	14
	6.2 ESD Ratings		10.2 Layout Example	15
	6.3 Recommended Operating Conditions		10.3 DSBGA Mounting	15
	6.4 Thermal Information		10.4 DSBGA Light Sensitivity	15
	6.5 Electrical Characteristics5	11	Device and Documentation Support	16
	6.6 Output Capacitor, Recommended Specifications 5		11.1 Documentation Support	16
	6.7 Timing Requirements		11.2 Community Resources	16
	6.8 Typical Characteristics6		11.3 Trademarks	16
7	Detailed Description9		11.4 Electrostatic Discharge Caution	16
	7.1 Overview		11.5 Glossary	16
	7.2 Functional Block Diagram	12	Mechanical, Packaging, and Orderable	
	7.3 Feature Description9		Information	16

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


#### Changes from Original (October 2014) to Revision A

Page

•	Changed "For output voltages other than 0.8 V, 1.2 V, 1.35 V, 1.5 V, 1.8 V, 2.5 V, 2.8 V, or 3.3 V, please contact the Texas Instruments sales office." to "For output voltage options please refer to package option addendum (POA) or contact the Texas Instruments Sales Office."	1
•	Changed Handling Ratings to ESD Ratings table	. 4
•	Added introductory sentence for Design Requirements	11



## 5 Pin Configuration and Functions



#### **Pin Functions**

	PIN	1/0	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
A1	GND	_	Common ground.
A2	EN	I	Enable Input; Enables the regulator when $\geq 0.95$ V. Disables the Regulator when $\leq 0.4$ V. Enable Input has 1-M $\Omega$ (typical) pulldown resistor to GND.
B1	OUT	0	Voltage output. A 1-µF low-ESR capacitor must be connected to this pin. Connect this output to the load circuit.
B2	IN	I	Voltage supply Input. A 1-µF capacitor must be connected at this input.

Copyright © 2014–2015, Texas Instruments Incorporated



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

	MIN	MAX	UNIT
Input voltage	-0.3	6.5	V
Output voltage	-0.3	See <sup>(4)</sup>	V
ENABLE input voltage	-0.3	6.5	V
Continuous power dissipation internally limited	See <sup>(5)</sup>		
Storage temperature range , T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) If Military/Aerospace specified devices are required, contact the TI Sales Office/Distributors for availability and specifications.
- (3) All voltages are with respect to the potential at the GND pin.
- 4) The lower of  $V_{IN}$  + 0.3 V or 6.5 V.
- (5) Internal thermal shutdown circuitry protects the device from permanent damage.

#### 6.2 ESD Ratings

			VALUE	UNIT
\ /		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1500	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Input voltage, V <sub>IN</sub>	2	6	V
Enable input voltage, V <sub>EN</sub>	0	$V_{IN}$	V
Junction temperature, T <sub>J</sub> <sup>(1)</sup>	-40	125	°C

(1)  $T_{J-MAX} = (T_{A-MAX} + (R_{\theta JA} \times P_{D-MAX})).$ 

#### 6.4 Thermal Information

		LP3990	
	THERMAL METRIC <sup>(1)</sup>	YZR (DSBGA)	UNIT
		4 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	188.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	1.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	105.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.7	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	105.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



#### 6.5 Electrical Characteristics

Unless otherwise noted,  $V_{EN}$  = 950 mV,  $V_{IN}$  =  $V_{OUT}$  + 1 V or  $V_{IN}$  = 2 V, whichever is higher.  $C_{IN}$  = 1  $\mu$ F,  $I_{OUT}$  = 1 mA,  $C_{OUT}$  = 0.47  $\mu$ F.  $^{(1)}(2)$ 

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT	
V <sub>IN</sub>	Input voltage	See <sup>(3)</sup>		2		6	V	
	Outside all and tale and a	$I_{LOAD} = 1 \text{ mA}, T_J = 25^{\circ}C$		-1%		1%		
	Output voltage tolerance	Over full line and load r	egulation	-2.5%		2.5%		
$\Delta V_{OUT}$	Line regulation error	$V_{IN} = (V_{OUT(NOM)} + 1 V)$	to 6 V	0.1	0.02	0.1	%/V	
	Lood regulation error	I <sub>OUT</sub> = 1 mA	V <sub>OUT</sub> = 0.8 V to 1.95 V	-0.005	0.002	0.005	%/mA	
	Load regulation error	to 150 mA	$V_{OUT} = 2 \text{ V to } 3.3 \text{ V}$	-0.002	0.0005	0.002	70/111A	
$V_{DO}$	Dropout voltage	$I_{OUT} = 150 \text{ mA}, \text{ see}^{(4)(5)}$	)		120	200	mV	
I <sub>LOAD</sub>	Load current	$T_J = 25^\circ$ , see <sup>(5)(6)</sup>		0			μA	
		$V_{EN} = 950 \text{ mV}, I_{OUT} = 0$	mA		43	80		
$I_Q$	Quiescent current	$V_{EN} = 950 \text{ mV}, I_{OUT} = 1$	50 mA		65	120	μΑ	
		V <sub>EN</sub> = 0.4 V (output disabled), T <sub>J</sub> = 25°C			0.002	0.2		
I <sub>SC</sub>	Short circuit current limit	See <sup>(7)</sup>			550	1000	Л	
l <sub>out</sub>	Maximum output current			150			mA	
PSRR	Power Supply Rejection	$f = 1 \text{ kHz}$ , $I_{OUT} = 1 \text{ mA to } 150 \text{ mA}$			55		dB	
FORK	Ratio	$f = 10 \text{ kHz}, I_{\text{OUT}} = 150$	mA		35		uБ	
		5,4, 40,4, 400	V <sub>OUT</sub> = 0.8 V		60			
$e_{\eta}$	Output noise voltage (5)	BW = 10 Hz to 100 kHz	V <sub>OUT</sub> = 1.5 V		125		$\mu V_{RMS}$	
			V <sub>OUT</sub> = 3.3 V		180			
T <sub>SHUTDOWN</sub>	Thermal shutdown	Junction temperature (7 is disabled	J) rising until the output		155		°C	
	junction temperature	Hysteresis			15			
ENABLE CO	ONTROL CHARACTERIST	ics				·		
I <sub>EN</sub> <sup>(8)</sup>	Maximum input current $V_{EN} = 0 \text{ V}$ (Output is disab $T_{J} = 25^{\circ}\text{C}$		sabled)		0.001	0.1	μA	
=::	at EN pin	V <sub>EN</sub> = 6 V		2.5	6	10	·	
V <sub>IL</sub>	Low input threshold	V <sub>IN</sub> = 2 V to 6 V V <sub>EN</sub> falling from ≥ V <sub>IH</sub> u	ntil the output is disabled			0.4	V	
V <sub>IH</sub>	High input threshold	V <sub>IN</sub> = 2 V to 6 V V <sub>EN</sub> rising from ≤ V <sub>IL</sub> un	itil the output is enabled	0.95			V	

- (1) All voltages are with respect to the device GND terminal, unless otherwise stated.
- (2) Minimum and Maximum limits are ensured through test, design, or statistical correlation over the operating junction temperature range (T<sub>J</sub>) of -40°C to 125°C, unless otherwise stated. Typical values represent the most likely parametric norm at T<sub>J</sub> = 25°C, and are provided for reference purposes only.
- (3)  $V_{IN(MIN)} = V_{OUT(NOM)} + 0.5 \text{ V}$ , or 2 V, whichever is higher.
- (4) Dropout voltage is voltage difference between input and output at which the output voltage drops to 100 mV below its nominal value. This parameter applies only for output voltages above 2 V.
- (5) This electrical specification is verified by design.
- (6) The device maintains the regulated output voltage without the load.
- (7) Short-circuit current is measured with  $V_{OUT}$  pulled to 0 V and  $V_{IN}$  worst case = 6 V.
- (8) ENABLE pin has 1-MΩ (typical) resistor connected to GND.

## 6.6 Output Capacitor, Recommended Specifications

See<sup>(1)</sup>

PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT	
0	Output canacitanas	Capacitance <sup>(2)</sup>	0.7 <sup>(3)</sup>	1	500	μF
COUT	Output capacitance	ESR	5			mΩ

(1) Unless otherwise specified, values and limits apply for  $T_J = 25^{\circ}C$ .

Limit applies over the full operating junction temperature range (T<sub>J</sub>) of −40°C to 125°C.

<sup>2)</sup> The full operating conditions for the application must be considered when selecting a suitable capacitor to ensure that the minimum value of capacitance is always met. Recommended capacitor type is X7R. However, dependent on application, X5R, Y5V, and Z5U can also be used. (See *Detailed Design Procedure*.)

# TEXAS INSTRUMENTS


#### 6.7 Timing Requirements

	3 14 1			MIN	NOM <sup>(1)</sup>	MAX <sup>(2)</sup>	UNIT
		From V <sub>EN</sub> ↑ V <sub>IH</sub> to	$V_{OUT} = 0.8 \text{ V}$		80	150	
T <sub>ON</sub>	T <sub>ON</sub> Turnon time <sup>(3)</sup> V <sub>OUT</sub> 95% level	V <sub>OUT</sub> 95% level	V <sub>OUT</sub> = 1.5 V		105	200	μs
	(V <sub>IN(MIN</sub>		V <sub>OUT</sub> = 3.3 V		175	250	
Tanasiant	Line transient response ( $\Delta V_{OUT}$ )	$T_{rise} = T_{fall} = 30 \ \mu s^{(3)},$ $\Delta V_{IN} = 600 \ mV$			8	16	mV (pk- pk)
Transient response	Load transient response (ΔV <sub>OUT</sub> )	$\begin{split} T_{rise} &= T_{fall} = 1~\mu s^{(3)}, \\ I_{OUT} &= 1~mA~to~150~mA \\ C_{OUT} &= 1~\mu F \end{split}$			55	100	mV

- (1) Nominal values apply for  $T_J = 25$ °C.
- (2) Maximum limits apply over the full operating junction temperature (T<sub>J</sub>) range of -40°C to 125°C.
- (3) This electrical specification is verified by design.

#### 6.8 Typical Characteristics

Unless otherwise specified,  $C_{IN}$  = 1- $\mu$ F ceramic,  $C_{OUT}$  = 0.47- $\mu$ F ceramic,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 1 V,  $T_A$  = 25°C,  $V_{OUT(NOM)}$  = 1.5 V;  $V_{EN}$  =  $V_{IN}$ .




Submit Documentation Feedback

Copyright © 2014–2015, Texas Instruments Incorporated



## **Typical Characteristics (continued)**

Unless otherwise specified,  $C_{IN}$  = 1- $\mu$ F ceramic,  $C_{OUT}$  = 0.47- $\mu$ F ceramic,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 1 V,  $T_A$  = 25°C,  $V_{OUT(NOM)}$  = 1.5 V;  $V_{EN}$  =  $V_{IN}$ .



 $I_{LOAD} = 150 \text{ mA}$ 




Figure 6. Short Circuit Current

#### Figure 5. Ground Current vs V<sub>IN</sub>




Figure 7. Short Circuit Current




Figure 8. Line Transient




Figure 9. Power Supply Rejection Ratio





Figure 10. Power Supply Rejection Ratio



## **Typical Characteristics (continued)**

Unless otherwise specified,  $C_{IN}$  = 1- $\mu$ F ceramic,  $C_{OUT}$  = 0.47- $\mu$ F ceramic,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 1 V,  $T_A$  = 25°C,  $V_{OUT(NOM)}$  = 1.5 V;  $V_{EN}$  =  $V_{IN}$ .






#### 7 Detailed Description

#### 7.1 Overview

The LP3990-Q1 is designed to meet the requirements of portable, battery-powered digital systems providing an accurate output voltage with fast start-up. When disabled via a low logic signal at the enable pin (EN), the power consumption is reduced to virtually zero.

The device is designed to perform with a single 1-µF input capacitor and a single 1-µF ceramic output capacitor.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Enable (EN)

The LP3990-Q1 Enable (EN) pin is internally held low by a 1-M $\Omega$  resistor to GND. The EN pin voltage must be higher than the V<sub>IH</sub> threshold to ensure that the device is fully enabled under all operating conditions. The EN pin voltage must be lower than the V<sub>IL</sub> threshold to ensure that the device is fully disabled. If the EN pin is left open the LP3990-Q1 output is disabled.

#### 7.3.2 Thermal Overload Protection (T<sub>SD</sub>)

Thermal Shutdown disables the output when the junction temperature rises to approximately 155°C which allows the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry enables. Based on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This thermal cycling limits the dissipation of the regulator and protects it from damage as a result of overheating.

The Thermal Shutdown circuitry of the LP3990-Q1 has been designed to protect against temporary thermal overload conditions. The Thermal Shutdown circuitry was not intended to replace proper heat-sinking. Continuously running the LP3990-Q1 device into thermal shutdown may degrade device reliability.

Copyright © 2014–2015, Texas Instruments Incorporated



#### 7.4 Device Functional Modes

#### 7.4.1 Enable (EN)

The LP3990-Q1 EN pin is internally held low by a 1-M $\Omega$  resistor to GND. The EN pin voltage must be higher than the V<sub>IH</sub> threshold to ensure that the device is fully enabled under all operating conditions.

## 7.4.2 Minimum Operating Input Voltage (VIN)

The LP3990-Q1 does not include any dedicated UVLO circuitry. The LP3990-Q1 internal circuitry is not fully functional until  $V_{IN}$  is at least 2 V. The output voltage is not regulated until  $V_{IN} \ge (V_{OUT} + V_{DO})$ , or 2 V, whichever is higher.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The LP3990-Q1 is a linear voltage regulator for digital applications designed to be stable with space-saving ceramic capacitors as small as 1 µF.

#### 8.2 Typical Application

Figure 13 shows the typical application circuit for the LP3990-Q1. The input and output capacitances may need to be increased above the 1 µF shown for some applications.




Figure 13. LP3990-Q1 Typical Application

#### 8.2.1 Design Requirements

For typical design parameters, see Table 1.

**Table 1. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	2 V to 6 V
Output voltage	1.8 V
Output current	100 mA
Output capacitor range	1 µF
Input/output capacitor ESR range	5 mΩ to 500 mΩ

#### 8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Available input voltage range
- Output voltage needed
- Output current needed
- Input and output capacitors

Copyright © 2014–2015, Texas Instruments Incorporated



#### 8.2.2.1 Power Dissipation and Device Operation

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source, the junctions of the device, to the ultimate heat sink, the ambient environment. Thus, the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die junction and ambient air.

The maximum allowable power dissipation for the device in a given package can be calculated using Equation 1:

$$P_{D-MAX} = ((T_{J-MAX} - T_A) / R_{\theta JA})$$
(1)

The actual power being dissipated in the device can be represented by Equation 2:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (2)

Equation 1 and Equation 2 establish the relationship between the maximum power dissipation allowed due to thermal consideration, the voltage drop across the device, and the continuous current capability of the device. Equation 1 and Equation 2 should be used to determine the optimum operating conditions for the device in the application.

In applications where lower power dissipation ( $P_D$ ) and/or excellent package thermal resistance ( $R_{\theta JA}$ ) is present, the maximum ambient temperature ( $T_{A-MAX}$ ) may be increased.

In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature ( $T_{A-MAX}$ ) may have to be derated.  $T_{A-MAX}$  is dependent on the maximum operating junction temperature ( $T_{J-MAX-OP} = 125$ °C), the maximum allowable power dissipation in the device package in the application ( $P_{D-MAX}$ ), and the junction-to ambient thermal resistance of the part/package in the application ( $R_{\theta JA}$ ), as given by Equation 3:

$$T_{A-MAX} = (T_{J-MAX-OP} - (R_{\theta JA} \times P_{D-MAX}))$$
(3)

Alternately, if  $T_{A-MAX}$  can not be derated, the  $P_D$  value must be reduced. This can be accomplished by reducing  $V_{IN}$  in the  $V_{IN}-V_{OUT}$  term as long as the minimum  $V_{IN}$  is met, or by reducing the  $I_{OUT}$  term, or by some combination of the two.

#### 8.2.2.2 External Capacitors

In common with most regulators, the LP3990-Q1 requires external capacitors for regulator stability. The LP3990-Q1 is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

#### 8.2.2.3 Input Capacitor

An input capacitor is required for stability. It is recommended that a 1-µF capacitor be connected between the LP3990-Q1 IN pin and GND pin (this capacitance value may be increased without limit).

This capacitor must be located a distance of not more than 1 cm from the IN pin and returned to a clean analogue ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

**Important:** To ensure stable operation it is essential that good PCB design practices are employed to minimize ground impedance and keep input inductance low. If these conditions cannot be met, or if long leads are used to connect the battery or other power source to the LP3990-Q1, then it is recommended that the input capacitor is increased. Also, tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be ensured by the manufacturer to have a surge current rating sufficient for the application.

There are no requirements for the equivalent series resistance (ESR) on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance remains approximately 1 µF over the entire operating temperature range.

#### 8.2.2.4 Output Capacitor

The LP3990-Q1 is designed specifically to work with very small ceramic output capacitors. A 1- $\mu$ F ceramic capacitor (temperature types Z5U, Y5V or X7R/X5R) with ESR between 5 m $\Omega$  to 500 m $\Omega$ , is suitable in the LP3990-Q1 application circuit.

For this device the output capacitor must be connected from the OUT pin to the GND pin.

Submit Documentation Feedback

Copyright © 2014–2015, Texas Instruments Incorporated



It is also possible to use tantalum or film capacitors at the device output, but these are not as attractive for reasons of size and cost (see *Capacitor Characteristics*).

The output capacitor must meet the requirement for the minimum value of capacitance and also have an ESR value that is within the range 5 m $\Omega$  to 500 m $\Omega$  for stability.

#### 8.2.2.5 No-Load Stability

The LP3990-Q1 remains stable and in regulation with no external load. This is an important consideration in some circuits, for example CMOS RAM keep-alive applications.

#### 8.2.2.6 Capacitor Characteristics

The LP3990-Q1 is designed to work with ceramic capacitors on the output to take advantage of the benefits they offer. For capacitance values in the range of 0.47  $\mu$ F to 4.7  $\mu$ F, ceramic capacitors are the smallest, least expensive and have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical 1- $\mu$ F ceramic capacitor is in the range of 20 m $\Omega$  to 40 m $\Omega$ , which easily meets the ESR requirement for stability for the LP3990-Q1.

For both input and output capacitors, careful interpretation of the capacitor specification is required to ensure correct device operation. The capacitor value can change greatly, depending on the operating conditions and capacitor type.

In particular, the output capacitor selection must take account of all the capacitor parameters, to ensure that the specification is met within the application. The capacitance can vary with DC bias conditions as well as temperature and frequency of operation. Capacitor values also show some decrease over time due to aging. The capacitor parameters are also dependant on the particular case size, with smaller sizes giving poorer performance figures in general. As an example, Figure 14 shows a typical graph comparing different capacitor case sizes in a Capacitance vs. DC Bias plot. As shown in Figure 14, increasing the DC Bias condition can result in the capacitance value falling below the minimum value given in the recommended capacitor specifications table (0.7  $\mu$ F in this case). Note that the graph shows the capacitance out of spec for the 0402 case size capacitor at higher bias voltages. It is therefore recommended that the capacitor manufacturers' specifications for the nominal value capacitor are consulted for all conditions, as some capacitor sizes (for example, 0402) may not be suitable in the actual application.




Figure 14. Typical Variation In Capacitance vs DC Bias

Capacitance of the ceramic capacitor can vary with temperature. The capacitor type X7R, which operates over a temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C, only varies the capacitance to within  $\pm 15\%$ . The capacitor type X5R has a similar tolerance over a reduced temperature range of  $-55^{\circ}$ C to  $85^{\circ}$ C. Many large value ceramic capacitors, larger than 1  $\mu$ F are manufactured with Z5U or Y5V temperature characteristics. Their capacitance can drop by more than 50% as the temperature varies from 25°C to  $85^{\circ}$ C. Therefore, X7R and X5R types are recommended over Z5U and Y5V in applications where the ambient temperature changes significantly above or below 25°C.

Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 0.47-µF to 4.7-µF range.

Copyright © 2014–2015, Texas Instruments Incorporated



Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. The ESR of a typical tantalum increases about 2:1 as the temperature goes from 25°C down to -40°C, so some guard band must be allowed.

#### 8.2.2.7 Enable Control


The LP3990-Q1 features an active high Enable pin, EN, which turns the device on when pulled high. When not enabled the regulator output is off and the device typically consumes 2 nA.

If the application does not require the enable switching feature, the EN pin must be tied to  $V_{IN}$  to keep the regulator output permanently on.

To ensure proper operation, the signal source used to drive the EN input must be able to swing above and below the specified turn-on/off voltage thresholds listed in the *Electrical Characteristics* section under  $V_{II}$  and  $V_{IH}$ .

An internal 1-M $\Omega$  pull-down resistor ties the EN input to ground, ensuring that the device remains off if the EN pin is left open circuit.

#### 8.2.3 Application Curves



## 9 Power Supply Recommendations

This device is designed to operate from an input supply voltage range of 2 V to 6 V. The input supply must be well regulated and free of spurious noise. To ensure that the LP3990-Q1 output voltage is well regulated, the input supply must be at least  $V_{OUT}$  + 0.5 V, or 2 V, whichever is higher. A minimum capacitor value of 1- $\mu$ F is required to be within 1 cm of the IN pin.

## 10 Layout

#### 10.1 Layout Guidelines

The dynamic performance of the LP3990-Q1 is dependent on the layout of the PCB. PCB layout practices that are adequate for typical LDOs may degrade the load regulation, PSRR, noise, or transient performance of the LP3990-Q1.

Best performance is achieved by placing  $C_{\text{IN}}$  and  $C_{\text{OUT}}$  on the same side of the PCB as the LP3990-Q1, and as close to the package as is practical. The ground connections for  $C_{\text{IN}}$  and  $C_{\text{OUT}}$  must be back to the LP3990-Q1 ground pin using as wide, short copper traces as is practical.

Connections using long trace lengths, narrow trace widths, or connections through vias must be avoided. These add parasitic inductances and resistance that results in inferior performance especially during transient conditions.

Submit Documentation Feedback

Copyright © 2014–2015, Texas Instruments Incorporated



#### **Layout Guidelines (continued)**

A Ground Plane, either on the opposite side of a two-layer PCB, or embedded in a multi-layer PCB, is strongly recommended. This Ground Plane provides a circuit reference plane to assure accuracy.

#### 10.2 Layout Example




Figure 17. LP3990-Q1 DSBGA Layout

#### 10.3 DSBGA Mounting

The DSBGA package requires specific mounting techniques, which are detailed in TI Application Note *DSBGA Wafer Level Chip Scale Package* (SNVA009).

For best results during assembly, alignment ordinals on the PC board may be used to facilitate placement of the DSBGA device.

#### 10.4 DSBGA Light Sensitivity

Exposing the DSBGA device to direct light may affect the operation of the device. Light sources, such as halogen lamps, can affect electrical performance, if placed in close proximity to the device.

The wavelengths that have the most deterimental effect are reds and infra-reds, which means the fluorescent lighting used inside most buildings has little effect on performance.

Copyright © 2014–2015, Texas Instruments Incorporated



## 11 Device and Documentation Support

#### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation, see the following:

AN-1112 DSBGA Wafer Level Chip Scale Package (SNVA009)

#### 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LP3990QTLX-1.2Q1	ACTIVE	DSBGA	YZR	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP3990QTLX-1.8Q1	ACTIVE	DSBGA	YZR	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP3990QTLX-2.8Q1	ACTIVE	DSBGA	YZR	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LP3990-Q1:

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Nov-2022

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP3990QTLX-1.2Q1	DSBGA	YZR	4	3000	178.0	8.4	1.09	1.35	0.76	4.0	8.0	Q1
LP3990QTLX-1.8Q1	DSBGA	YZR	4	3000	178.0	8.4	1.09	1.35	0.76	4.0	8.0	Q1
LP3990QTLX-2.8Q1	DSBGA	YZR	4	3000	178.0	8.4	1.09	1.35	0.76	4.0	8.0	Q1

www.ti.com 5-Nov-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP3990QTLX-1.2Q1	DSBGA	YZR	4	3000	208.0	191.0	35.0
LP3990QTLX-1.8Q1	DSBGA	YZR	4	3000	208.0	191.0	35.0
LP3990QTLX-2.8Q1	DSBGA	YZR	4	3000	208.0	191.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated