

# LP5815 3-Channel I<sup>2</sup>C Interface RGB LED Driver with Instant Blinking and Auto Animation Control

#### 1 Features

- Operating voltage range
  - V<sub>CC</sub> range: 2.5V to 5.5V
  - Logic pins compatible with 1.8V, 3.3V, and 5V
  - Output voltage up to 5.5V
- 3-constant current sinks with high precision
  - 0.1mA to 51mA per channel
  - Device-to-device error: ±8% (max.)
  - Channel-to-channel error: ±3% (max.)
  - Ultra-low headroom voltage: 135mV (max.) at 25.5mA; 275mV (max.) at 51mA
- Ultra-low power consumption
  - Shutdown:  $I_{SD} = 0.1 \mu A$  (typ.)
  - Standby:  $I_{STB} = 22\mu A$  (typ.)
  - Active:
    - $I_{NOR} = 0.15 \text{mA}(\text{typ.})$ , disable output channel
    - I<sub>NOR</sub> = 0.23mA(typ.), LED current = 25.5mA
- Analog dimming (current gain control)
  - Global 1-bit Maximum Current (MC) 25.5mA/
  - Individual 8-bits Dot Current (DC) setting
- PWM dimming up to audible-noise-free 23kHz
  - Individual 8-bits PWM dimming resolution
  - Linear or exponential dimming curves
- Autonomous animation engine control
- Instant blinking via STAT pin control
- 1MHz (max.) I<sup>2</sup>C interface
- ESD: 4kV HBM, 1.5kV CDM
- Package
  - 1.6x2.1mm SOT583-8 with 0.5mm pitch
  - 1.36x0.8mm DSBGA-8 with 0.35mm pitch
- -40°C to 125°C operating temperature range

# 2 Applications

LED animation and indication for:

- **Personal Electronics** 
  - Virtual Reality (VR) Headset
  - Gaming Controller and Peripherals
  - Electronic and Robotic Toys
  - Smart Speaker
  - Wireless Speaker
  - Solid State Drive (SSD)
  - Electronic Smart Lock
  - Headsets/Headphones and Earbuds
  - GPS Personal Navigation Device
- WLAN/Wi-Fi Access Point
- Video Doorbell
- Video Conference System

## 3 Description

The LP5815 is a 3-channel RGB LED driver with autonomous animation engine control and controllable Instant Blinking feature. The device has ultra-low operation current with 0.1µA (typical) in shutdown mode, 0.1mA (typical) when enable device and 0.2mA (typical) when illuminate LEDs.

Both analog dimming and PWM dimming methods are adopted to achieve powerful dimming performance. The output current of each LED can be adjusted with 256 steps from 0.1mA to 25.5mA or 0.2mA to 51mA. The 8-bits PWM generator enables smooth and audible-noise-free dimming control for LED brightness.


The autonomous animation engine can significantly reduce the real-time loading of controller. Each LED can be configured through the related registers to realize vivid and fancy lighting effects.

The Instant Blinking via STAT pin control feature can provide automatic blinking on OUT0 channel without I<sup>2</sup>C communication after powering up.

#### **Package Information**

PART	NUMBER	PACKAGE (1)	PACKAGE SIZE (NOM)			
LP58	15DRLR	SOT583 (8)	1.6mm × 2.1mm			
LP58	15YCHR	DSBGA (8)	1.36mm × 0.8mm			

- For more information, see Section 11. (1)
- The package size (length x width) is a nominal value and includes pins, where applicable.



LP5815 Simplified Schematic



# **Table of Contents**

1 Features	1	7.4 Device Functional Modes	21
2 Applications	1	7.5 Programming	
3 Description		7.6 Register Maps	
4 Device Comparison		8 Application and Implementation	
5 Pin Configuration and Functions	4	8.1 Application Information	<mark>61</mark>
6 Specifications	5	8.2 Typical Application	
6.1 Absolute Maximum Ratings	5	8.3 Power Supply Recommendations	
6.2 ESD Ratings	<u>5</u>	8.4 Layout	67
6.3 Recommended Operating Conditions	<mark>5</mark>	9 Device and Documentation Support	
6.4 Thermal Information	<mark>5</mark>	9.1 Documentation Support	68
6.5 Electrical Characteristics	6	9.2 Receiving Notification of Documentation Updates.	68
6.6 Timing Requirements	7	9.3 Support Resources	68
6.7 Timing Diagrams	8	9.4 Trademarks	68
6.8 Typical Characteristics	8	9.5 Electrostatic Discharge Caution	68
7 Detailed Description		9.6 Glossary	68
7.1 Overview	12	10 Revision History	
7.2 Functional Block Diagram		11 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	69
·			



# **4 Device Comparison**

PART NUMBER	PACKAGE (1)	MATERIAL	LED NUMBER	AUTO ANIMATIO	INSTANT BLINKING	I <sup>2</sup> C ADDRESS	SOFTWARE COMPATIBLE
	SOT583-8	LP5814DRLR			No		
LP5814	DSBGA-8	LP5814YCHR	4		NO	0x2C	
	DSBGA-8	LP5814IYCHR	Yes 3				
1.05045	SOT583-8	LP5815DRLR			Yes	0x2D	Yes
LP5815	DSBGA-8	LP5815YCHR					
LP5816	SOT583-8	LP5816DRLR	- 4			0x2C	
LF3010	DSBGA-8	LP5816YCHR		4	No	No	UXZC
LP5817	SOT583-8	LP5817DRLR	3	INU	INO	0x2D	
	DSBGA-8	LP5817YCHR	3			UXZD	

<sup>(1)</sup> For the most up-to-date packaging information refer to the Mechanical, Packaging, and Orderable Information.



# **5 Pin Configuration and Functions**




Figure 5-1. LP5815 DRL Package 8-Pin SOT583 Top View




Figure 5-2. LP5815 YCH Package 8-Pin DSBGA Top View

Table 5-1. Pin Functions

	PIN		TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	DRL	YCH	I I I PE\'		
SCL	1	A1	I	I <sup>2</sup> C serial interface clock input.	
SDA	2	B1	I/O	I <sup>2</sup> C serial interface data input/output.	
GND	3	C1	Р	Ground.	
VCC	4	D1	Р	Power supply of the device. A 1 $\mu$ F capacitor is recommended to be connected between this pin with GND and be placed as close to the device as possible.	
STAT	5	D2	I	Instant blinking control input.	
OUT2	6	C2	0	Constant current sink output 2.	
OUT1	7	B2	0	Constant current sink output 1.	
OUT0	8	A2	0	Constant current sink output 0.	

Submit Document Feedback

# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage range at terminals	VCC, SCL, SDA, STAT, OUT0, OUT1, OUT2	-0.3	6	V
T <sub>J</sub>	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>		V
V <sub>(ESD)</sub>		Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins <sup>(2)</sup>	±1500	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

## **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Input voltage range	2.5		5.5	V
C <sub>IN</sub>	Effective input capacitance range	1	4.7		μF
OUT0, OUT1, OUT2	Voltage on OUT0, OUT1, OUT2 pins	0		5.5	V
SCL, SDA, STAT	Voltage on SCL, SDA, STAT pins	0		5.5	V
T <sub>A</sub>	Ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C

#### **6.4 Thermal Information**

		LP5815	
	THERMAL METRIC <sup>(1)</sup>	DRL (SOT583)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	118.9	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	47.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	27.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	27.2	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## **6.5 Electrical Characteristics**

Unless specified otherwise, typical characteristics apply over the full ambient temperature range ( $-40^{\circ}\text{C} < T_{A} < +85^{\circ}\text{C}$ ),  $V_{CC} = 3.6\text{V}$ ,  $C_{IN} = 1\mu\text{F}$ .

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Sup	oply					
V <sub>CC</sub>	Input voltage range		2.5		5.5	V
. ,		V <sub>CC</sub> rising	2.2	2.3	2.4	V
V <sub>CC_UVLO</sub>	Under-voltage lockout threshold	V <sub>CC</sub> falling	2	2.1	2.2	V
I <sub>SD</sub>	Shutdown current into VCC pin	V <sub>CC</sub> = 3.6V		0.1	0.3	μA
I <sub>STB</sub>	Standby current into VCC pin	V <sub>CC</sub> = 3.6V, CHIP_EN = 0 (bit)		22	26	μA
I <sub>NOR</sub>	Normal operation current into VCC pin	V <sub>CC</sub> = 3.6V, CHIP_EN = 1 (bit), OUT0_EN = OUT1_EN = OUT2_EN = 0 (bit)		0.15	0.17	mA
I <sub>NOR</sub>	Normal operation current into VCC pin	V <sub>CC</sub> = 3.6V, CHIP_EN = 1 (bit), OUT0_EN = OUT1_EN = OUT2_EN = 1 (bit), I <sub>OUT0</sub> = I <sub>OUT1</sub> = I <sub>OUT2</sub> = 25.5mA (MAX_CURRENT = 0 (bit), OUTx_DC = FFh, OUTx_MANUAL_PWM = FFh)		0.23	0.29	mA
LED Drive	r Output					
		V <sub>CC</sub> = 3.6V, VLED = 5V, MAX_CURRENT = 0 (bit), OUTx_MANUAL_PWM = FFh (100% ON)	0.1		25.5	mA
I <sub>CS</sub>	Constant current sink output range	V <sub>CC</sub> = 3.6V, VLED = 5V, MAX_CURRENT = 1 (bit), OUTx_MANUAL_PWM = FFh (100% ON)	0.2		51	mA
I <sub>CS_LKG</sub>	Constant current sink leakage current	V <sub>CC</sub> = 3.6V, OUTx = 1V, OUTx_MANUAL_PWM = 0 (0%)		0.1	1	μA
	Device to device current error,	All LEDs turn ON. Current set to 25.5mA (MAX_CURRENT = 0 (bit), OUTx_DC = FFh, OUTx_MANUAL_PWM = FFh)	-8		8	%
I <sub>ERR_D2D</sub>	$I_{ERR\_D2D} = (I_{AVE} - I_{SET})/I_{SET} \times 100\%$		-8		8	%
l	Channel to Channel current error	All LEDs turn ON. Current set to 25.5mA (MAX_CURRENT = 0 (bit), OUTx_DC = FFh, OUTx_MANUAL_PWM = FFh)	-3		3	%
I <sub>ERR_C2C</sub>	I <sub>ERR_C2C</sub> = (I <sub>OUTX</sub> -I <sub>AVE</sub> )/I <sub>AVE</sub> ×100%	All LEDs turn ON. Current set to 51mA (MAX_CURRENT = 1 (bit), OUTx_DC = FFh, OUTx_MANUAL_PWM = FFh)	-2		2	%
		All LEDs turn ON. Current set to 25.5mA (MAX_CURRENT = 0 (bit), OUTx_DC = FFh, OUTx_MANUAL_PWM = FFh), V <sub>CC</sub> = 3.6V			0.135	V
V	LED driver output boodroom voltage	All LEDs turn ON. Current set to 51mA (MAX_CURRENT = 1 (bit), OUTx_DC = FFh, OUTx_MANUAL_PWM = FFh), V <sub>CC</sub> = 3.6V			0.275	٧
$V_{HR}$	All LEDs turn ON. Current set to 25.5mA  (MAX_CURRENT = 0 (bit), OUTx_DC = FFh, OUTx_MANUAL_PWM = FFh), V <sub>CC</sub> = 2.5V  All LEDs turn ON. Current set to 51mA  (MAX_CURRENT = 1 (bit), OUTx_DC = FFh, OUTx_MANUAL_PWM = FFh), V <sub>CC</sub> = 2.5V			0.15	V	
		(MAX_CURRENT = 1 (bit), OUTx_DC = FFh,			0.3	V
f <sub>LED_PWM</sub>	PWM dimming frequency			23		kHz
f <sub>osc</sub>	Internal oscillator frequency			6		MHz

Product Folder Links: LP5815

ibmit Document Feedback

Unless specified otherwise, typical characteristics apply over the full ambient temperature range ( $-40^{\circ}$ C <  $T_A$  <  $+85^{\circ}$ C ),  $V_{CC} = 3.6V$ ,  $C_{IN} = 1\mu F$ .

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
Logic Inter	Logic Interface								
V <sub>STAT_H</sub>	STAT logic high	VCC > 2.5V	2.3			V			
V <sub>STAT_L</sub>	STAT logic low	VCC > 2.5V			0.4	V			
V <sub>IH_LOGIC</sub>	High level input voltage of SDA, SCL		1.4			V			
V <sub>IL_LOGIC</sub>	Low level input voltage of SDA, SCL				0.4	V			
V <sub>OL_LOGIC</sub>	Low level output voltage of SDA				0.4	V			
Protection									
T <sub>SD</sub>	Thermal shutdown threshold for LED driver part	$T_J$ rising		150		°C			
T <sub>SD_HYS</sub>	Thermal shutdown hysteresis	T <sub>J</sub> falling below T <sub>SD</sub>		15		°C			

# 6.6 Timing Requirements

Unless specified otherwise, typical characteristics apply over the full ambient temperature range ( $-40^{\circ}\text{C} < \text{TA} < +85^{\circ}\text{C}$ ),  $V_{CC}$ = 3.6V,  $C_{IN}$  = 1 $\mu$ F.

	I <sup>2</sup> C Timing Requirements	MIN	NOM MAX	UNIT
Standar	d-mode			
f <sub>SCL</sub>	SCL clock frequency	0	100	kHz
1	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4		μs
2	LOW period of the SCL clock	4.7		μs
3	HIGH period of the SCL clock	4		μs
4	Set-up time for a repeated START condition	4.7		μs
5	Data hold time	0		μs
6	Data set-up time	250		ns
7	Rise time of both SDA and SCL signals		1000	ns
8	Fall time of both SDA and SCL signals		300	ns
9	Set-up time for STOP condition	4		μs
10	Bus free time between a STOP and START condition	4.7		μs
C <sub>b</sub>	Capacitive load for each bus line		400	pF
Fast-mo	ode			
f <sub>SCL</sub>	SCL clock frequency	0	400	kHz
1	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	0.6		μs
2	LOW period of the SCL clock	1.3		μs
3	HIGH period of the SCL clock	0.6		μs
4	Set-up time for a repeated START condition	0.6		μs
5	Data hold time	0		μs
6	Data set-up time	100		ns
7	Rise time of both SDA and SCL signals		300	ns
8	Fall time of both SDA and SCL signals		300	ns
9	Set-up time for STOP condition	0.6		μs
10	Bus free time between a STOP and START condition	1.3		μs
C <sub>b</sub>	Capacitive load for each bus line		400	pF
Fast-mo	ode Plus			
f <sub>SCL</sub>	SCL clock frequency	0	1000	kHz



Unless specified otherwise, typical characteristics apply over the full ambient temperature range ( $-40^{\circ}C < TA < +85^{\circ}C$ ),  $V_{CC} = 3.6V$ ,  $C_{IN} = 1\mu F$ .

	I <sup>2</sup> C Timing Requirements	MIN	NOM MAX	UNIT
1	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	0.26		μs
2	LOW period of the SCL clock	0.5		μs
3	HIGH period of the SCL clock	0.26		μs
4	Set-up time for a repeated START condition	0.26		μs
5	Data hold time	0		μs
6	Data set-up time	50		ns
7	Rise time of both SDA and SCL signals		120	ns
8	Fall time of both SDA and SCL signals		120	ns
9	Set-up time for STOP condition	0.26		μs
10	Bus free time between a STOP and START condition	0.5		μs
C <sub>b</sub>	Capacitive load for each bus line		550	pF

# **6.7 Timing Diagrams**





Figure 6-1. I<sup>2</sup>C Timing Parameters

# **6.8 Typical Characteristics**

Unless specified otherwise, typical characteristics apply over the full ambient temperature range ( $-40^{\circ}C < T_A < +85^{\circ}C$ ),  $V_{CC} = 3.6V$ ,  $C_{IN} = 1\mu F$ 







Figure 6-3. Current Sinks Voltage vs Current (MC = 1, VCC = 2.5V)

## **6.8 Typical Characteristics (continued)**


Unless specified otherwise, typical characteristics apply over the full ambient temperature range ( $-40^{\circ}\text{C} < T_A < +85^{\circ}\text{C}$ ),  $V_{CC} = 3.6\text{V}$ ,  $C_{IN} = 1\mu\text{F}$ 





## 6.8 Typical Characteristics (continued)


Unless specified otherwise, typical characteristics apply over the full ambient temperature range ( $-40^{\circ}\text{C} < T_{A} < +85^{\circ}\text{C}$ ),  $V_{CC} = 3.6\text{V}$ ,  $C_{IN} = 1\mu\text{F}$ 



Submit Document Feedback

# **6.8 Typical Characteristics (continued)**

Unless specified otherwise, typical characteristics apply over the full ambient temperature range (-40°C <  $T_A$  < +85°C ),  $V_{CC}$  $= 3.6V, C_{IN} = 1 \mu F$ 



(MC = 0, VCC = 3.6V)




Figure 6-16. Device-to-Device Current Accuracy vs Temperature | Figure 6-17. Device-to-Device Current Accuracy vs Temperature (MC = 1, VCC = 3.6V)

# 7 Detailed Description

#### 7.1 Overview

The LP5815 is a 3 channel RGB LED driver with instant blinking and autonomous animation control. The maximum output current of each channel is up to 51mA and can be adjusted by 256 steps from 0 to the full current. Besides the annalog dimming, every channel supports 8-bit PWM dimming in both manaul mode and autonomous animation mode.

The LP5815 features ultra-low shutdown current that is about 0.1uA. Two approaches are provided to control the LP5815 enter shutdown mode, sending shutdown command or constantly pulling down SCL, which improves the flexibility in system design for different application requirements.

The LP5815 integrates advanced autonomous animation control architecture. Four basic configurable independent pattern units can be selected and organized for each channel arbitrarily to realize both simple and complicated pattern effects.

#### 7.2 Functional Block Diagram




Figure 7-1. LP5815 Function Block

Submit Document Feedback



#### 7.3 Feature Description

#### 7.3.1 Analog Dimming

There are two methods to control the current gain of each output channel.

- Global 1-bit Maximum Current (MC) control for all channels without external resistor
- Individual 8-bit Dot Current (DC) control for each channel

The maximum output current  $I_{OUT\_max}$  of each channel can be programmed by the 1 bit MAX\_CURRENT. When the device is powered on, the default value of MC is 0h, which is 25.5mA.

Table 7-1. Maximum Current (MC) Bit Setting

1-bit Maximun	1-bit Maximum Current (MC)							
Binary	Decimal	I <sub>OUT_MAX</sub> (mA)						
0 (default)	0 (default)	25.5 (default)						
1	1	51						

The LP5815 can individually adjust the analog output current of each channel by using Dot Current (DC) function. The brightness deviation among the LED bins can be miminized to achieve uniform display performance through the DC setting. The DC is programmed in an 8-bit depth, so the analog current can be adjusted with 256 steps from 0 to 100% of  $I_{OUT\_MAX.}$ . The default value of all DC is 0h, which is not current output.

Table 7-2. Dot Current (DC) Bits Setting

8-bits Dot Current	(DC) Register	Datio of I
Binary	Decimal	Ratio of I <sub>OUT_MAX</sub>
0000 0000 (default)	0 (default)	0% (default)
0000 0001	1	0.39%
0000 0010	2	0.78%
1000 0000	128	50.2%
1111 1101	253	99.2%
1111 1110	254	99.6%
1111 1111	255	100%

By configuring the MC and DC, the analog output current of each channel can be calculated as Equation 1:

$$I_{OUT}\left(mA\right) = I_{OUT\_MAX} \times \frac{DC}{255} \tag{1}$$

The average output current of each channel can be caculated as Equation 2:

$$I_{AVE}\left(mA\right) = I_{OUT\_MAX} \times \frac{DC}{255} \times D_{PWM} \tag{2}$$

D<sub>PWM</sub> is the PWM duty.

#### 7.3.2 PWM Dimming

The LP5815 supports 8-bit PWM dimming with 23kHz frequency in both manual mode and autonomous animation mode. The device integrates an internal 6MHz oscillator to generate the PWM clock.

- Manual Mode: When OUT0\_AUTO\_EN, OUT1\_AUTO\_EN, OUT2\_AUTO\_EN bit in DEV\_CONFIG3 register is set as 0. The output PWM value of each channel is controlled by OUT0\_MANUAL\_PWM, OUT1\_MANUAL\_PWM, OUT1\_MANUAL\_PWM, OUT2\_MANUAL\_PWM separately. In manual mode, if OUT0\_FADE\_EN, OUT1\_FADE\_EN, OUT2\_FADE\_EN bit in DEV\_CONFIG2 register is set as 0, the output PWM value updates immeditally to the latest received PWM set value. If OUT0\_FADE\_EN, OUT1\_FADE\_EN, OUT2\_FADE\_EN bit in DEV\_CONFIG2 register is set as 1, the fade in or out function is enabled, the output PWM ramps up or down smoothly to the latest received PWM value within the time defined by OUT\_FADE\_TIME automatically.
- Autonomous Animation Mode: When OUT0\_AUTO\_EN, OUT1\_AUTO\_EN, OUT2\_AUTO\_EN bit in DEV\_CONFIG3 register is set as 1. The PWM output value of each channel is controlled by the autonomous animation pattern PWM value. Refer to the Autonomous Animation Control for detailed description.

The LP5815 allows users to configure the dimming scale as exponential curve or linear curve for each channel separately through the OUT0\_EXP\_EN, OUT1\_EXP\_EN, OUT2\_EXP\_EN in DEV\_CONFIG3 register. A human-eye-friendly visual performance can be achieved by using the internal exponential scale. The linear scale has great linearity between PWM duty cycle and PWM setting value, which provides flexible approach for external controlled gamma correction algorithm. The 8-bit linear and exponential curves are shown as Figure 7-2.




Figure 7-2. Linear and Exponential PWM Dimming Curves

#### 7.3.3 Sloper

In manual control mode, output fade in or out is supported when LED0\_FADE\_EN, LED1\_FADE\_EN, LED2\_FADE\_EN bit in DEV\_CONFIG2 register is set as 1. Sloper is the basic element to achieve autonomous fade in and fade out animations. The output can achieve 256 steps fade in or fade out effects from 'PWM\_Start' to 'PWM\_End' within a specified time period T as shown in Figure 7-3. Exponential dimming curve can also be supported in the sloper.




Figure 7-3. Sloper Curve Demonstration

The programable time T is selectable from 0 to around 8s with 16 levels shown in Table 7-3.

Table 7-3. Programable Time Options

Register Value	0h	1h	2h	3h	4h	5h	6h	7h	8h	9h	Ah	Bh	Ch	Dh	Eh	Fh
Time (Typ.)	0s	0.05s	0.1s	0.15s	0.2s	0.25s	0.3s	0.35s	0.4s	0.45s	0.5s	1s	2s	4s	6s	8s

Submit Document Feedback

#### 7.3.4 Autonomous Animation Control

The LP5815 supports autonomous animation control for each channel. With the animation engine the device can realize vivid lighting effects while releasing the loading of external controller.

As showed in Figure 7-4, the LP5815 has 4 independent configurable animation engine units, ENGINE0, ENGINE1, ENGINE2 and ENGINE3. Any one of the 4 engines can be selected by each output channel. There are 4 engine orders to construct one engine unit. For each engine order, one pattern unit can be selected to execute when the engine order is enabled. At the bottom layer, there are 4 independent configurable pattern units.




Figure 7-4. Animation Pattern Overview

#### 7.3.4.1 Animation Engine Unit

The LP5815 has 4 independent animation engine units ENGINE0, ENGINE1, ENGIN2 and ENGINE3. For each output, any one of the 4 engines can be selected by setting the register OUTx\_ENGINE\_CH bits in DEV CONFIG4 register (x = 0, 1, 2).

- OUTx ENGINE CH = 0, ENGINE0 is selected
- OUTx ENGINE CH = 1, ENGINE1 is selected
- OUTx\_ENGINE\_CH = 2, ENGINE2 is selected
- OUTx\_ENGINE\_CH = 3, ENGINE3 is selected

There are 4 engine orders, ENGINEx\_ORDER0, ENGINEx\_ORDER1, ENGINEx\_ORDER2 and ENGINEx\_ORDER3, to construct one engine unit ENGINEx (x = 0, 1, 2, 3). The 4 engine orders in one engine unit is executed sequentially. But any one of the 4 engine orders can be skipped by disabling the engine order through setting the corresponding ExOy\_EN bit as 0 (x, y = 0, 1, 2, 3) in ENGINE\_CONFIG4 and ENGINE\_CONFIG5 registers.

If 4 engine orders in one engine unit are all disabled, the engine unit is not started after sending the Start\_command. The corresponding internal engine busy flag is not set as shown in Figure 7-7.

The engine unit ENGINEx can be defined to execute repeately as the times specified in ENGINEx\_REPT in ENGINE\_CONFIG6 register.

- ENGINEx REPT = 0, ENGINEx does not repeat
- ENGINEx REPT = 1, ENGINEx repeats 1 time
- ENGINEx\_REPT = 2, ENGINEx repeats 2 times

• ENGINEx\_REPT = 3, ENGINEx repeats infinitely

Engine order is enabled by setting the corresponding  $ExOy\_EN$  bit as 1. Any one of 4 basic patterns can be selected through the ENGINEx\_ORDERy from ENGINE\_CONFIG0 to ENGINE\_CONFIG3 registers (x, y = 0, 1, 2, 3).

- ENGINEx\_ORDERy = 0, PATTERN0 is selected
- ENGINEX ORDERy = 1, PATTERN1 is selected
- ENGINEX ORDERy = 2, PATTERN2 is selected
- ENGINEX ORDERy = 3, PATTERN3 is selected

#### 7.3.4.2 Animation Pattern Unit

The LP5815 has 4 independent configurable pattern units, PATTERN0, PATTERN1, PATTERN2 and PATTERN3. Every pattern unit has 5 PWM values, 6 time values and 1 play times value.

For PATTERNx (x = 0, 1, 2, 3),

- The 5 PWM values are stored in PATTERNx\_PWM0, PATTERNx\_PWM1, PATTERNx\_PWM2, PATTERNx\_PWM3 and PATTERNx\_PWM4. The 8 bits PWM value can be programmed from 0 to 255. Exponential dimming curve can also be supported in the sloper time.
- The 6 time values are devided into 2 types, pause time and sloper time. There are 2 pause time, PATTERNx\_PAUSE\_T0 and PATTERNx\_PAUSE\_T1. 4 sloper time, PATTERNx\_SLOPER\_T0, PATTERNx\_SLOPER\_T1, PATTERNx\_SLOPER\_T2 and PATTERNx\_SLOPER\_T3. Evey time value can be configured from 0 to 8s with 16 options.
- The pattern play times value is stored in PATTERNx\_PT and can be configued from 0 to infinite times with 16 options. When the PATTERNx\_PT = 0, the 2 pause time, output PWM0 for PAUSE\_T0 and output PWM4 for PAUSE\_T1, are still executed to construct the pattern unit.

Typical breathing effect example is illustrated as shown in Figure 7-5.




Figure 7-5. Animation Pattern Unit - Example 1

Advanced breathing effect example is shown in Figure 7-6. There are 2 different fading speeds are set in the PWM rising and falling phases, to achieve a complex animation.




Figure 7-6. Animation Pattern Unit - Example 2

Submit Document Feedback



#### 7.3.4.3 Animation Control

The LP5815 has individual engine busy flag for each output channel, OUT0\_ENGINE\_BUSY, OUT1\_ENGINE\_BUSY and OUT2\_ENGINE\_BUSY, to indicate whether the engine selected by the output channel is under running or not. Besides the individule output busy flag there is a global engine busy flag, ENGINE\_BUSY, to indicate if there is engine under running or not.

When the ENGINE\_BUSY is set as 1, the engine configure registers and pattern configure registers shown in Table 7-4 are locked for modification protection. These engine busy lock registers can only be modified when **ENGINE\_BUSY = 0**.

Table 7-4. Engine Busy Lock Registers

Description	Register Address	Register Acronym
Engine configure registers	0x06 to 0x0C	ENGINE_CONFIG0 to ENGINE_CONFIG6
Pattern configure registers	0x1C to 0x3F	<ul> <li>PATTERNx_PAUSE_TIME</li> <li>PATTERNx_REPEAT_TIME</li> <li>PATTERNx_PWM0</li> <li>PATTERNx_PWM1</li> <li>PATTERNx_PWM2</li> <li>PATTERNx_PWM3</li> <li>PATTERNx_PWM4</li> <li>PATTERNx_SLOPER_TIME1</li> <li>PATTERNx_SLOPER_TIME2</li> <li>x = 0, 1, 2, 3</li> </ul>

The LP5815 has 4 internal engine busy flags, ENGINE0\_BUSY, ENGINE1\_BUSY, ENGINE2\_BUSY and ENGINE3\_BUSY, as shown in Figure 7-7. The ENGINEy\_BUSY is set as 1 after Start\_command is received with all the below conditions.

- The engine has been selected by at least one channel, for example OUTx, and there is at least one engine order enabled in this engine
- The autonomous enable bit is set as 1 of the OUTx

The internal ENGINEy\_BUSY flag keeps as 1 until the engine has completed or there is Stop\_command received.






Figure 7-7. Internal Engine Busy Status

Any one of the internal engine busy flag, ENGINEx\_BUSY, set to 1 leads to the global engine busy flag, ENGINE\_BUSY, being 1, as shown in Figure 7-8.

The individual engine busy flag, OUTx\_ENGINE\_BUSY, is dependent on the internal engine busy flag selected by the corresponding engine channel register value.




Figure 7-8. Individual and Global Engine Busy Flag

Submit Document Feedback

#### 7.3.5 Instant Blinking

The LP5815 provides instant blinking via STAT control function for applications that require LED indication before controller is ready to send command. When VCC voltage is higher than  $V_{CC\_UVLO}$  and instant blinking function is not disabled (INSTABLINK\_DIS = 0), the OUT0 waits 300ms blank time to start blinking after STAT being pulled high. The timing is shown in Figure 7-9.

During the 300ms blank time after STAT being pulled high:

- If the instant blinking function is not disabled (INSTABLINK\_DIS = 0 (default)), the LP5815 does not respond to the 5 dedicated software commands as described in Command Description and the OUT0 of the LP5815 starts running the blinking pattern as showed in Instant Blinking Pattern after the blank time.
- If the instant blinking function is disabled by setting the INSTABLINK\_DIS as 1 through the I<sup>2</sup>C interface, the
  LP5815 responds to the 5 dedicated software commands as described in Command Description except for
  the Shutdown\_command that the LP5815 does not enter SHUTDOWN mode until the STAT is pulled low. The
  OUT0 doesn't run the blinking pattern after the blank time.

While the LP5815 staying in INSTANT BLINKING mode:

- The OUT0 keeps running the blinking pattern if STAT is kept high (STAT = H) and instant blinking function is not disabled (INSTABLINK DIS = 0).
- The 5 dedicated software commands don't work as described in Command Description.
- The OUT0 stops running the blinking pattern if STAT is pulled low (STAT = L) or instant blinking function is disabled (INSTABLINK DIS = 1).




Figure 7-9. Instant Blinking Timing

Figure 7-10 shows the parameters of 1 cycle blinking pattern.

At the beginning, there is 500ms pause time before PWM starts ramping up. After the pause time, the PWM ramps up from 0 to 50% in 200ms, then keeps 50% for 1s. Next, PWM starts ramping down from 50% to 0 in 200ms. At last, the PWM keeps off for another 500ms pause time before the next cycle starts.

The maximum current setting for the instant blinking is 25.5mA with OUT0\_DC = 0xFF, MAX\_CURRENT = 0.




Figure 7-10. Instant Blinking Pattern

Figure 7-11 shows a typical application circuit that provides the instant blinking function. The STAT pin is pulled up by an external resistor to the battery voltage or bus voltage of the charger. And there is a LED connected to OUT0.



When the battery voltage drops below the charging threshold, the charger starts to work and can turn off the STAT pulling down switch. Then the LED connected to OUT0 starts blinking as long as the VCC voltage of the LP5815 is higher than the  $V_{CC\_UVLO}$  threshold, which indicates the charging status. When the battery charging is completed, the charger can turn on the STAT pulling down switch to pull down the STAT to make the LP5815 exit the instant blinking state. Then the LED stops blinking to indicate the charging is completed.




Figure 7-11. Instant Blinking Application Circuit

#### 7.3.6 Protections

#### 7.3.6.1 UVLO

The LP5815 has an internal comparator that monitors the voltage at VCC. When  $V_{CC}$  is below  $V_{CC\_UVLO}$ , the device resets and keeps in Power On Reset (POR) state. When  $V_{CC}$  ramps above  $V_{CC\_UVLO}$ , the device enters INITIALIZATION mode and the POR flag is set. The POR flag needs manual clear by setting POR\_CLR bit when CHIP EN = 1.

#### 7.3.6.2 Thermal Shutdown

The LP5815 implements a thermal shutdown mechanism to protect the device from damage due to overheating. When the junction temperature of the device rises to 155°C (typical), the device turns off all output channels. The TSD flag is set to indicate thermal shutdown is triggered. The LP5815 releases thermal shutdown when the junction temperature reduces to 140°C (typical). The TSD flag needs manual clear by setting TSD\_CLR bit when CHIP\_EN = 1.

Submit Document Feedback

#### 7.4 Device Functional Modes

The Figure 7-12 shows the function modes of the LED driver.




Figure 7-12. Functional Modes

#### 7.4.1 Initialization Mode

The LP5815 enters INITIALIZATION mode when VCC voltage ramps above the V<sub>CC\_UVLO</sub> or exits from SHUTDOWN mode. The LP5815 reset all registers to default value in INITIALIZATION mode. The POR flag is set to 1 after exiting from INITIALIZATION mode to indicate the reset history.

#### 7.4.2 Standby and Normal Mode

The LP5815 enters STANDBY mode when CHIP\_EN = 0 or NORMAL mode when CHIP\_EN = 1 after exiting from INITIALIZATION mode, INSTANT BLINKING mode or THERMAL SHUTDOWN mode.

While staying in STANDBY or NORMAL mode,

- when STAT is pulled high (STAT = H) and instant blinking function is not disabled (INSTABLINK\_DIS = 0), the LP5815 enters INSTANT BLINKING mode after the 300ms blank time as described in Instant Blinking.
- when STAT is pulled low (STAT = L) and Enter Shutdown Method is applied, the LP5815 enters SHUTDOWN
  mode. The Enter Shutdown Method is described in Shutdown Mode.
- when instant blinking function is disabled (INSTABLINK\_DIS = 1) and STAT is pulled high (STAT = H), the LP5815 does not enter SHUTDOWN mode even though Enter Shutdown Method is applied. But the internal trigger of entering shutdown mode is recorded and the LP5815 enters SHUTDOWN mode immediately as long as the STAT is pulled low.
- when the junction temperature of the LP5815 rises above the thermal shutdown threshold T<sub>SD</sub>, the LP5815 turns off all output channels and enters THERMAL SHUTDOWN mode.

#### 7.4.3 Instant Blinking Mode

The OUT0 of the LP5815 keeps running the blinking pattern as shown in Instant Blinking Pattern while the LP5815 staying in INSTANT BLINKING mode.

The LP5815 exits INSTANT BLINKING mode when STAT is pulled down (STAT = L) or instant blinking function is disabled through setting the INSTABLINK DIS bit as 1.

In INSTANT BLINKING mode, the LP5815 does not respond to the 5 dedicated software commands, Shutdown\_command, Reset\_command, Update\_command, Start\_command and Stop\_command.

#### 7.4.4 Shutdown Mode

The LP5815 supports shutdown mode to minimize the power consumption from VCC. The quscient current from VCC decreases to 0.1 uA (typical) in SHUTDOWN mode. The LP5815 provides two pairs of methods to control the device enter and exit SHUTDOWN mode.

- Figure 7-13 shows the method 1
  - Enter shutdown, send Shutdown\_command by writing 0x33 to register 0xD though I<sup>2</sup>C communication when STAT is pulled down.
  - Exit shutdown.
    - Toggle SDA 8 times to generate 8 falling edges while keeping SCL as high. The supported maximum toggle frequency for SDA is 100kHz.
    - Or pull up STAT regardless of the SCL and SDA state.
- Figure 7-14 shows the method 2
  - Enter shutdown, pull down SCL for 100ms while keeping SDA as high when STAT is pulled down.
  - Exit shutdown.
    - Pull up SCL to generate one rising edge regardless of SDA state.
    - Or pull up STAT regardless of the SCL and SDA state.




Figure 7-13. Enter and Exit Shutdown Mode Method Pair 1

Submit Document Feedback






Figure 7-14. Enter and Exit Shutdown Mode Method Pair 2

#### 7.4.5 Thermal Shutdown Mode

All output channels are turned off while the LP5815 staying in THERMAL SHUTDOWN mode. The I2C interface is still active and the LP5815 enters SHUTDOWN mode when STAT is pulled low (STAT = L) and Enter Shutdown Method is applied.

When the junction temperature of LP5815 falles blow the thermal shutdown threshold, the LP5815 enters STANDBY mode when CHIP\_EN = 0 or NORMAL mode when CHIP\_EN = 1 after exiting from THERMAL SHUTDOWN mode. The TSD flag needs manual clear through setting TSD CLR bit when CHIP EN = 1.

#### 7.5 Programming

The LP5815 is compatible with I<sup>2</sup>C standard specification. The device supports standard mode (100kHz maximum), fast mode (400kHz maximum) and fast plus mode (1MHz maximum). The device chip address is 0x2D.

#### 7.5.1 I<sup>2</sup>C Data Tansactions

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when clock signal is LOW. START and STOP conditions classify the beginning and the end of the data transfer session. A START condition is defined as the SDA signal transitioning from and the end of the data transfer session. A START condition is defined as the SDA signal transitioning from HIGH to LOW while SCL line is HIGH. A STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The bus leader always generates START and STOP conditions. The bus is considered to be busy after a START condition and free after a STOP condition. During data transmission, the bus leader can generate repeated START conditions. First START and repeated START conditions are functionally equivalent.

Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the leader. The leader releases the SDA line (HIGH) during the acknowledge clock pulse. The device pulls down the SDA line during the 9th clock pulse, signifying an acknowledge. The device generates an acknowledge after each byte has been received.

There is one exception to the acknowledge after every byte rule. When the leader is the receiver, the receiver must indicate to the transmitter an end of data by not acknowledging (negative acknowledge) the last byte clocked out of the follower. This negative acknowledge still includes the acknowledge clock pulse (generated by the leader), but the SDA line is not pulled down.

#### 7.5.2 I<sup>2</sup>C Data Format

The address and data bits are transmitted MSB first with 8-bits length format in each cycle. Each transmission is started with Address Byte 1, which are divided into 7 bits of the chip address and 1 read/write bit. The 8 bits of register address are put in Address Byte 2. The device supports both independent mode and broadcast mode. The auto-increment feature allows writing / reading several consecutive registers within one transmission. If not consecutive, a new transmission must be started.

**Chip Address** R/W Address Byte1 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0 Independent 0 1 0 1 1 1 R: 1 W: 0 **Broadcast** 0 0 0 1 1 0 Register Address Address Byte2 Bit 7 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Bit 6 7<sup>th</sup> bit 6th bit 5<sup>th</sup> bit 4th bit 3<sup>rd</sup> bit 2<sup>nd</sup> bit 1st bit 0 bit

Table 7-5. I<sup>2</sup>C Data Format




Figure 7-15. I<sup>2</sup>C Write Timming




Figure 7-16. I<sup>2</sup>C Read Timming

Submit Document Feedback



#### 7.5.3 Command Description

The LP5815 has 5 dedicated software commands, Shutdown\_command, Reset\_command, Update\_command, Start\_command and Stop\_command. Besides the 5 software commands, there is another PAUSE\_CONTINUE bit used to control the execution of the autonomous animation.

- Send Shutdown\_command is one of the 2 methods to make the device enter SHUTDOWN mode as described in Shutdown Mode. In INSTANT BLINKING mode, the LP5815 does not respond to the Shutdown command.
- Send **Reset\_command** to reset all registers to default value. In INSTANT BLINKING mode, the LP5815 does not respond to the Reset\_command.
- Send Update\_command to make the modified value in the device configuration registers as shown in Table
  7-6 to take effect. The LP5815 responds to the Update\_command only when CHIP\_EN = 1 and not in
  INSTANT BLINKING mode.
- Send **Start\_command** to start running the configured autonomous animation patterns on the outputs. The LP5815 responds to the Start\_command only when CHIP\_EN = 1 and not in INSTANT BLINKING mode.
- Send **Stop\_command** to stop running the configured autonomous animation patterns on the outputs. The LP5815 responds to the Stop\_command only when CHIP\_EN = 1 and not in INSTANT BLINKING mode.
- Set **PAUSE\_CONTINUE** bit as 1 to pause the running of the configured autonomous animation patterns on the outputs. Clear **PAUSE\_CONTINUE** bit as 0 to continue the running of the previous paused autonomous animation patterns on the outputs. When the PAUSE\_CONTINUE = 1, the configured autonomous animation pattern is not started after Start command is sent.

Table 7-6. Update\_command Control Registers

Register Address	Register Acronym				
0x01 to 0x05	DEV_CONGIFx, x = 0, 1, 2, 3, 4				

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



# 7.6 Register Maps

**Table 7-7. Register Maps** 

	Table 7-7. Register Maps										
Address	Acronym	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
0h	CHIP_EN	RESERVE	D					INSTABLI NK_DIS	CHIP_EN		
1h	DEV_CONFIG0	RESERVE	D						MAX_CU RRENT		
2h	DEV_CONFIG1	RESERVE	D				OUT2_EN	OUT1_EN	OUT0_EN		
3h	DEV_CONFIG2	LED_FADE	LED_FADE_TIME RESERV OUT2_FA ( ED DE_EN					OUT1_FA DE_EN	OUT0_FA DE_EN		
4h	DEV_CONFIG3	RESERV ED						OUT1_AU TO_EN	OUT0_AU TO_EN		
5h	DEV_CONFIG4	RESERVE	D	OUT2_EN	GINE_CH	OUT1_EN	GINE_CH	OUT0_EN	GINE_CH		
6h	ENGINE_CONFIG0	ENGINE0_	ORDER3	ENGINE0_	ORDER2	ENGINE0_	ORDER1	ENGINE0_	ORDER0		
7h	ENGINE_CONFIG1	ENGINE1_	ORDER3	ENGINE1_	ORDER2	ENGINE1_	ORDER1	ENGINE1_	ORDER0		
8h	ENGINE_CONFIG2	ENGINE2_	ORDER3	ENGINE2_	ORDER2	ENGINE2_	ORDER1	ENGINE2_	ORDER0		
9h	ENGINE_CONFIG3	ENGINE3_	ORDER3	ENGINE3_	ORDER2	ENGINE3_	ORDER1	ENGINE3_	ORDER0		
Ah	ENGINE_CONFIG4	E103_EN	E102_EN	E101_EN	E100_EN	E0O3_EN	E002_EN	E0O1_EN	E000_EN		
Bh	ENGINE_CONFIG5	E3O3_EN	E3O2_EN	E3O1_EN	E300_EN	E2O3_EN	E2O2_EN	E2O1_EN	E200_EN		
Ch	ENGINE_CONFIG6	ENGINE3_	REPT	ENGINE2_	REPT	ENGINE1_	REPT	ENGINE0_	REPT		
Dh	SHUTDOWN_CMD	SHUTDOW	٧N								
Eh	RESET_CMD	RESET	RESET								
Fh	UPDATE_CMD	UPDATE	UPDATE								
10h	START_CMD	START	START								
11h	STOP_CMD	STOP									
12h	PAUSE_CONTINUE	RESERVE	RESERVED P								
13h	FLAG_CLR	RESERVE	D					TSD_CLR	POR_CL R		
14h	OUT0_DC	OUT0_DC									
15h	OUT1_DC	OUT1_DC									
16h	OUT2_DC	OUT2_DC									
18h	OUT0_MANUAL_PWM	OUT0_MA	NUAL_PWN	1							
19h	OUT1_MANUAL_PWM	OUT1_MA	NUAL_PWN	1							
1Ah	OUT2_MANUAL_PWM	OUT2_MA	NUAL_PWN	1							
1Ch	PATTERNO_PAUSE_TIME	PATTERNO	_PAUSE_T	0		PATTERNO	_PAUSE_T	1			
1Dh	PATTERNO_REPEAT_TIME	RESERVE	D			PATTERNO	)_PT				
1Eh	PATTERN0_PWM0	PATTERNO	)_PWM0								
1Fh	PATTERN0_PWM1	PATTERNO	)_PWM1								
20h	PATTERN0_PWM2	PATTERNO	)_PWM2								
21h	PATTERN0_PWM3	PATTERNO	)_PWM3								
22h	PATTERN0_PWM4	PATTERNO	)_PWM4								
23h	PATTERN0_SLOPER_TIME1	PATTERNO_SLOPER_T1 PATTERNO_SLOPER_T0									
24h	PATTERN0_SLOPER_TIME2	PATTERNO	_SLOPER_	_T3		PATTERNO	_SLOPER_	T2			
25h	PATTERN1_PAUSE_TIME	PATTERN1	I_PAUSE_T	0		PATTERN'	1_PAUSE_T	1			
26h	PATTERN1_REPEAT_TIME	RESERVE	D			PATTERN'	1_PT				
27h	PATTERN1_PWM0	PATTERN1	I_PWM0								
28h	PATTERN1_PWM1	PATTERN1	I_PWM1								

**Table 7-7. Register Maps (continued)** 

Address	Acronym	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
29h	PATTERN1_PWM2	PATTERN1	_PWM2					•		
2Ah	PATTERN1_PWM3	PATTERN1	_PWM3							
2Bh	PATTERN1_PWM4	PATTERN1	ATTERN1_PWM4							
2Ch	PATTERN1_SLOPER_TIME1	PATTERN1	_SLOPER	_T1		PATTERN'	1_SLOPER	_T0		
2Dh	PATTERN1_SLOPER_TIME2	PATTERN1	_SLOPER	_T3		PATTERN'	1_SLOPER	_T2		
2Eh	PATTERN2_PAUSE_TIME	PATTERN2	_PAUSE_1	Γ0		PATTERN	2_PAUSE_1	Γ1		
2Fh	PATTERN2_REPEAT_TIME	RESERVE	)			PATTERN	2_PT			
30h	PATTERN2_PWM0	PATTERN2	_PWM0							
31h	PATTERN2_PWM1	PATTERN2	_PWM1							
32h	PATTERN2_PWM2	PATTERN2	_PWM2							
33h	PATTERN2_PWM3	PATTERN2	PATTERN2_PWM3							
34h	PATTERN2_PWM4	PATTERN2	PATTERN2_PWM4							
35h	PATTERN2_SLOPER_TIME1	PATTERN2_SLOPER_T1 PATTERN2_SLOPER_T0								
36h	PATTERN2_SLOPER_TIME2	PATTERN2	_SLOPER	_T3		PATTERN	2_SLOPER	_T2		
37h	PATTERN3_PAUSE_TIME	PATTERN3	_PAUSE_1	Γ0		PATTERN	3_PAUSE_1	Γ1		
38h	PATTERN3_REPEAT_TIME	RESERVE	)			PATTERN	3_PT			
39h	PATTERN3_PWM0	PATTERN3	_PWM0							
3Ah	PATTERN3_PWM1	PATTERN3	_PWM1							
3Bh	PATTERN3_PWM2	PATTERN3	_PWM2							
3Ch	PATTERN3_PWM3	PATTERN3	_PWM3							
3Dh	PATTERN3_PWM4	PATTERN3	_PWM4							
3Eh	PATTERN3_SLOPER_TIME1	PATTERN3_SLOPER_T1 PATTERN3_SLOPER_T0								
3Fh	PATTERN3_SLOPER_TIME2	PATTERN3	_SLOPER	_T3		PATTERN	3_SLOPER	_T2		
40h	FLAG	RESERVE	)	OUT2_EN GINE_BU SY	OUT1_EN GINE_BU SY	OUTO_EN GINE_BU SY		TSD	POR	

Complex bit access types are encoded to fit into small table cells. Table 7-8 shows the codes that are used for access types in this section.

Table 7-8. Register Maps Access Type Codes

Tubic 7 0	Table 7 c. Register maps Access Type Codes										
Access Type	Code	Description									
Read Type											
R	R	Read									
Write Type											
W	w	Write									
W1C	W 1C	Write 1 to clear									
Reset or Default	Value										
-n		Value after reset or the default value									

# 7.6.1 CHIP\_EN (Address = 0h) [Reset = 00h]

CHIP\_EN is shown in Figure 7-17 and described in Table 7-9.

Return to the Summary Table.



## Figure 7-17. CHIP\_EN

7	6	5		4	3	2	1	0
			RESERVED				INSTABLINK_D IS	CHIP_EN
			R-0h				R/W-0h	R/W-0h

## Table 7-9. CHIP\_EN Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	RESERVED	R	0h	Reserved
1	INSTABLINK_DIS	R/W	0h	Instant blinking disable.  0x0 = Instant blinking enable  0x1 = Instant blinking disable
0	CHIP_EN	R/W	0h	Device enable.  0x0 = Disable  0x1 = Enable

# 7.6.2 DEV\_CONFIG0 (Address = 1h) [Reset = 00h]

DEV\_CONFIG0 is shown in Figure 7-18 and described in Table 7-10.

Return to the Summary Table.

#### Figure 7-18. DEV\_CONFIG0



## Table 7-10. DEV\_CONFIG0 Field Descriptions

Bit	Field	Туре	Reset	Description			
7-1	RESERVED	R	0h	Reserved			
0	MAX_CURRENT	R/W		Max output current. 0x0 = 25.5mA 0x1 = 51mA			

# 7.6.3 DEV\_CONFIG1 (Address = 2h) [Reset = 00h]

DEV\_CONFIG1 is shown in Figure 7-19 and described in Table 7-11.

Return to the Summary Table.

## Figure 7-19. DEV\_CONFIG1

7	6	5	4	3	2	1	0
		RESERVED			OUT2_EN	OUT1_EN	OUT0_EN
		R-0h					R/W-0h

#### Table 7-11. DEV\_CONFIG1 Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	RESERVED	R	0h	Reserved
2	OUT2_EN	R/W	0h	OUT2 enable. 0x0 = Disable 0x1 = Enable
1	OUT1_EN	R/W	0h	OUT1 enable. 0x0 = Disable 0x1 = Enable

Submit Document Feedback

Table 7-11. DEV\_CONFIG1 Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
0	OUT0_EN	R/W	Oh	OUT0 enable. 0x0 = Disable 0x1 = Enable

# 7.6.4 DEV\_CONFIG2 (Address = 3h) [Reset = 00h]

DEV\_CONFIG2 is shown in Figure 7-20 and described in Table 7-12.

Return to the Summary Table.

## Figure 7-20. DEV\_CONFIG2

7	6	5	4	3	2	1	0
LED_FADE_TIME				RESERVED	OUT2_FADE_E N	OUT1_FADE_E N	OUT0_FADE_E N
	R/W	/-0h		R-0h	R/W-0h	R/W-0h	R/W-0h

# Table 7-12. DEV\_CONFIG2 Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	LED_FADE_TIME	R/W	Oh	OUT fade sloper time.  0x0 = 0s  0x1 = 0.05s  0x2 = 0.10s  0x3 = 0.15s  0x4 = 0.20s  0x5 = 0.25s  0x6 = 0.30s  0x7 = 0.35s  0x8 = 0.40s  0x9 = 0.45s  0xA = 0.50s  0xB = 1.00s  0xC = 2.00s  0xD = 4.00s  0xE = 6.00s  0xF = 8.00s
3	RESERVED	R	0h	Reserved
2	OUT2_FADE_EN	R/W	0h	OUT2 fade in and out enable. 0x0 = Disable 0x1 = Enable
1	OUT1_FADE_EN	R/W	0h	OUT1 fade in and out enable. 0x0 = Disable 0x1 = Enable
0	OUT0_FADE_EN	R/W	0h	OUT0 fade in and out enable. 0x0 = Disable 0x1 = Enable

# 7.6.5 DEV\_CONFIG3 (Address = 4h) [Reset = 00h]

DEV\_CONFIG3 is shown in Figure 7-21 and described in Table 7-13.

Return to the Summary Table.

## Figure 7-21. DEV\_CONFIG3

_								
	7	6	5	4	3	2	1	0
	RESERVED	OUT2_EXP_EN	OUT1_EXP_EN	OUT0_EXP_EN	RESERVED	OUT2_AUTO_E N	OUT1_AUTO_E N	OUT0_AUTO_E N
	R-0h	R/W-0h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h



# Figure 7-21. DEV\_CONFIG3 (continued)

# Table 7-13. DEV\_CONFIG3 Field Descriptions


Bit	Field	Туре	Reset	Description
7	RESERVED	R	0h	Reserved
6	OUT2_EXP_EN	R/W	0h	OUT2 exponential PWM dimming enable. 0x0 = Disable 0x1 = Enable
5	OUT1_EXP_EN	R/W	0h	OUT1 exponential PWM dimming enable. 0x0 = Disable 0x1 = Enable
4	OUT0_EXP_EN	R/W	0h	OUT0 exponential PWM dimming enable.  0x0 = Disable  0x1 = Enable
3	RESERVED	R	0h	Reserved
2	OUT2_AUTO_EN	R/W	0h	OUT2 autonomous animation enable. 0x0 = Disable 0x1 = Enable
1	OUT1_AUTO_EN	R/W	0h	OUT1 autonomous animation enable. 0x0 = Disable 0x1 = Enable
0	OUT0_AUTO_EN	R/W	0h	OUT0 autonomous animation enable. 0x0 = Disable 0x1 = Enable

# 7.6.6 DEV\_CONFIG4 (Address = 5h) [Reset = 00h]

DEV\_CONFIG4 is shown in Figure 7-22 and described in Table 7-14.

Return to the Summary Table.

## Figure 7-22. DEV\_CONFIG4



## Table 7-14. DEV\_CONFIG4 Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	Reserved
5-4	OUT2_ENGINE_CH	R/W	0h	OUT2 engine channel selection.  0x0 = ENGINE0 is selected  0x1 = ENGINE1 is selected  0x2 = ENGINE2 is selected  0x3 = ENGINE3 is selected
3-2	OUT1_ENGINE_CH	R/W	0h	OUT1 engine channel selection. 0x0 = ENGINE0 is selected 0x1 = ENGINE1 is selected 0x2 = ENGINE2 is selected 0x3 = ENGINE3 is selected
1-0	OUT0_ENGINE_CH	R/W	0h	OUT0 engine channel selection.  0x0 = ENGINE0 is selected  0x1 = ENGINE1 is selected  0x2 = ENGINE2 is selected  0x3 = ENGINE3 is selected

Submit Document Feedback



## 7.6.7 ENGINE\_CONFIG0 (Address = 6h) [Reset = 00h]

ENGINE\_CONFIG0 is shown in Figure 7-23 and described in Table 7-15.

Return to the Summary Table.

## Figure 7-23. ENGINE\_CONFIG0

				_			
7	6	5	4	3	2	1	0
ENGINE0	ENGINE0_ORDER3 ENGINE0_ORDER2		ENGINE0	ENGINE0_ORDER1		ENGINE0_ORDER0	
R/W-0h R/W-0h		-0h	R/W	/-0h	R/W	/-0h	

## Table 7-15. ENGINE\_CONFIG0 Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	ENGINE0_ORDER3	R/W	Oh	ENGINEO_ORDER3 pattern selection.  0x0 = PATTERN0 is selected  0x1 = PATTERN1 is selected  0x2 = PATTERN2 is selected  0x3 = PATTERN3 is selected
5-4	ENGINE0_ORDER2	R/W	0h	ENGINEO_ORDER2 pattern selection.  0x0 = PATTERN0 is selected  0x1 = PATTERN1 is selected  0x2 = PATTERN2 is selected  0x3 = PATTERN3 is selected
3-2	ENGINE0_ORDER1	R/W	0h	ENGINEO_ORDER1 pattern selection.  0x0 = PATTERN0 is selected  0x1 = PATTERN1 is selected  0x2 = PATTERN2 is selected  0x3 = PATTERN3 is selected
1-0	ENGINE0_ORDER0	R/W	Oh	ENGINEO_ORDER0 pattern selection.  0x0 = PATTERN0 is selected  0x1 = PATTERN1 is selected  0x2 = PATTERN2 is selected  0x3 = PATTERN3 is selected

## 7.6.8 ENGINE\_CONFIG1 (Address = 7h) [Reset = 00h]

ENGINE\_CONFIG1 is shown in Figure 7-24 and described in Table 7-16.

Return to the Summary Table.

# Figure 7-24. ENGINE\_CONFIG1

7	6	5	4	3	2	1	0
ENGINE1	ENGINE1_ORDER3 ENGINE1_ORDER2		ENGINE1	_ORDER1	ENGINE1_ORDER0		
R/V	R/W-0h R/W-			R/W	/-0h	R/W-	-0h

## Table 7-16. ENGINE\_CONFIG1 Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	ENGINE1_ORDER3	R/W	0h	ENGINE1_ORDER3 pattern selection.  0x0 = PATTERN0 is selected  0x1 = PATTERN1 is selected  0x2 = PATTERN2 is selected  0x3 = PATTERN3 is selected
5-4	ENGINE1_ORDER2	R/W	0h	ENGINE1_ORDER2 pattern selection.  0x0 = PATTERN0 is selected  0x1 = PATTERN1 is selected  0x2 = PATTERN2 is selected  0x3 = PATTERN3 is selected



## Table 7-16. ENGINE\_CONFIG1 Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
3-2	ENGINE1_ORDER1	R/W	0h	ENGINE1_ORDER1 pattern selection.  0x0 = PATTERN0 is selected  0x1 = PATTERN1 is selected  0x2 = PATTERN2 is selected  0x3 = PATTERN3 is selected
1-0	ENGINE1_ORDER0	R/W	0h	ENGINE1_ORDER0 pattern selection.  0x0 = PATTERN0 is selected  0x1 = PATTERN1 is selected  0x2 = PATTERN2 is selected  0x3 = PATTERN3 is selected

## 7.6.9 ENGINE\_CONFIG2 (Address = 8h) [Reset = 00h]

ENGINE\_CONFIG2 is shown in Figure 7-25 and described in Table 7-17.

Return to the Summary Table.

## Figure 7-25. ENGINE\_CONFIG2

7	6	5	4	3	2	1	0	
ENGINE2	ORDER3	ENGINE2_	ORDER2	ENGINE2	2_ORDER1	ENGINE2_	ORDER0	
R/W-0h		R/W	R/W-0h		V-0h	R/W-0h		

#### Table 7-17. ENGINE\_CONFIG2 Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	ENGINE2_ORDER3	R/W	0h	ENGINE2_ORDER3 pattern selection.  0x0 = PATTERN0 is selected  0x1 = PATTERN1 is selected  0x2 = PATTERN2 is selected  0x3 = PATTERN3 is selected
5-4	ENGINE2_ORDER2	R/W	0h	ENGINE2_ORDER2 pattern selection.  0x0 = PATTERN0 is selected  0x1 = PATTERN1 is selected  0x2 = PATTERN2 is selected  0x3 = PATTERN3 is selected
3-2	ENGINE2_ORDER1	R/W	Oh	ENGINE2_ORDER1 pattern selection.  0x0 = PATTERN0 is selected  0x1 = PATTERN1 is selected  0x2 = PATTERN2 is selected  0x3 = PATTERN3 is selected
1-0	ENGINE2_ORDER0	R/W	Oh	ENGINE2_ORDER0 pattern selection.  0x0 = PATTERN0 is selected  0x1 = PATTERN1 is selected  0x2 = PATTERN2 is selected  0x3 = PATTERN3 is selected

## 7.6.10 ENGINE\_CONFIG3 (Address = 9h) [Reset = 00h]

ENGINE\_CONFIG3 is shown in Figure 7-26 and described in Table 7-18.

Return to the Summary Table.

# Figure 7-26. ENGINE\_CONFIG3

7	6	5	4	3	2	1	0
ENGINE3	ORDER3	ENGINE3_	ORDER2	ENGINE3	_ORDER1	ENGINE3_	_ORDER0
R/M	V-0h	R/W-	·0h	R/V	V-0h	R/W	/-0h

Product Folder Links: LP5815

## Table 7-18. ENGINE\_CONFIG3 Field Descriptions

			_	The field Decompany of the field of the fiel		
Bit	Field	Туре	Reset	Description		
7-6	ENGINE3_ORDER3	R/W	Oh	ENGINE3_ORDER3 pattern selection.  0x0 = PATTERN0 is selected  0x1 = PATTERN1 is selected  0x2 = PATTERN2 is selected  0x3 = PATTERN3 is selected		
5-4	ENGINE3_ORDER2	R/W	0h	ENGINE3_ORDER2 pattern selection.  0x0 = PATTERN0 is selected  0x1 = PATTERN1 is selected  0x2 = PATTERN2 is selected  0x3 = PATTERN3 is selected		
3-2	ENGINE3_ORDER1	R/W	0h	ENGINE3_ORDER1 pattern selection.  0x0 = PATTERN0 is selected  0x1 = PATTERN1 is selected  0x2 = PATTERN2 is selected  0x3 = PATTERN3 is selected		
1-0	ENGINE3_ORDER0	R/W	Oh	ENGINE3_ORDER0 pattern selection.  0x0 = PATTERN0 is selected  0x1 = PATTERN1 is selected  0x2 = PATTERN2 is selected  0x3 = PATTERN3 is selected		

# 7.6.11 ENGINE\_CONFIG4 (Address = Ah) [Reset = 00h]

ENGINE\_CONFIG4 is shown in Figure 7-27 and described in Table 7-19.

Return to the Summary Table.

# Figure 7-27. ENGINE\_CONFIG4

7	6	5	4	3	2	1	0
E103_EN	E102_EN	E101_EN	E100_EN	E0O3_EN	E0O2_EN	E0O1_EN	E000_EN
R/W-0h							

## Table 7-19. ENGINE\_CONFIG4 Field Descriptions

Bit	Field	Туре	Reset	Description
7	E103_EN	R/W	Oh	ENGINE1_ORDER3 enable. 0x0 = Disable 0x1 = Enable
6	E102_EN	R/W	0h	ENGINE1_ORDER2 enable.  0x0 = Disable  0x1 = Enable
5	E101_EN	R/W	0h	ENGINE1_ORDER1 enable.  0x0 = Disable  0x1 = Enable
4	E100_EN	R/W	0h	ENGINE1_ORDER0 enable.  0x0 = Disable  0x1 = Enable
3	E003_EN	R/W	Oh	ENGINE0_ORDER3 enable. 0x0 = Disable 0x1 = Enable
2	E002_EN	R/W	Oh	ENGINE0_ORDER2 enable.  0x0 = Disable  0x1 = Enable
1	E001_EN	R/W	Oh	ENGINE0_ORDER1 enable.  0x0 = Disable  0x1 = Enable



## Table 7-19. ENGINE\_CONFIG4 Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
0	E000_EN	R/W	I -	ENGINEO_ORDER0 enable. 0x0 = Disable
				0x1 = Enable

# 7.6.12 ENGINE\_CONFIG5 (Address = Bh) [Reset = 00h]

ENGINE\_CONFIG5 is shown in Figure 7-28 and described in Table 7-20.

Return to the Summary Table.

## Figure 7-28. ENGINE\_CONFIG5

7	6	5	4	3	2	1	0
E3O3_EN	E3O2_EN	E3O1_EN	E300_EN	E2O3_EN	E2O2_EN	E2O1_EN	E200_EN
R/W-0h							

# Table 7-20. ENGINE\_CONFIG5 Field Descriptions

Bit	Field		Reset	Description
DIL		Туре		
7	E3O3_EN	R/W	Oh	ENGINE3_ORDER3 enable.  0x0 = Disable  0x1 = Enable
6	E3O2_EN	R/W	0h	ENGINE3_ORDER2 enable.  0x0 = Disable  0x1 = Enable
5	E3O1_EN	R/W	0h	ENGINE3_ORDER1 enable.  0x0 = Disable  0x1 = Enable
4	E300_EN	R/W	0h	ENGINE3_ORDER0 enable.  0x0 = Disable  0x1 = Enable
3	E2O3_EN	R/W	Oh	ENGINE2_ORDER3 enable. 0x0 = Disable 0x1 = Enable
2	E2O2_EN	R/W	0h	ENGINE2_ORDER2 enable.  0x0 = Disable  0x1 = Enable
1	E2O1_EN	R/W	Oh	ENGINE2_ORDER1 enable. 0x0 = Disable 0x1 = Enable
0	E200_EN	R/W	0h	ENGINE2_ORDER0 enable.  0x0 = Disable  0x1 = Enable

## 7.6.13 ENGINE\_CONFIG6 (Address = Ch) [Reset = 00h]

ENGINE\_CONFIG6 is shown in Figure 7-29 and described in Table 7-21.

Return to the Summary Table.

#### Figure 7-29. ENGINE CONFIG6

			94					
7	6	5	4	3	2	1	0	
ENGINE3_REPT		ENGINE2_REPT		ENGINE	1_REPT	ENGINE0_REPT		
R/W-0h		R/V	V-0h	R/W	V-0h	R/W-0h		

Submit Document Feedback

Product Folder Links: LP5815

Table 7-21. ENGINE\_CONFIG6 Field Descriptions

				ONI 100 Field Descriptions
Bit	Field	Type	Reset	Description
7-6	ENGINE3_REPT	R/W	0h	ENGINE3 repeat times.  0x0 = 0 times  0x1 = 1 times  0x2 = 2 times  0x3 = infinite times
5-4	ENGINE2_REPT	R/W	0h	ENGINE2 repeat times.  0x0 = 0 times  0x1 = 1 times  0x2 = 2 times  0x3 = infinite times
3-2	ENGINE1_REPT	R/W	0h	ENGINE1 repeat times.  0x0 = 0 times  0x1 = 1 times  0x2 = 2 times  0x3 = infinite times
1-0	ENGINE0_REPT	R/W	0h	ENGINE0 repeat times.  0x0 = 0 times  0x1 = 1 times  0x2 = 2 times  0x3 = infinite times

# 7.6.14 SHUTDOWN\_CMD (Address = Dh) [Reset = 00h]

SHUTDOWN\_CMD is shown in Figure 7-30 and described in Table 7-22.

Return to the Summary Table.

#### Figure 7-30. SHUTDOWN\_CMD



#### Table 7-22. SHUTDOWN CMD Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	SHUTDOWN	W	0h	0x33 = Enter shutdown mode

## 7.6.15 RESET\_CMD (Address = Eh) [Reset = 00h]

RESET\_CMD is shown in Figure 7-31 and described in Table 7-23.

Return to the Summary Table.

#### Figure 7-31. RESET\_CMD

	7	6	5	4	3	2	1	0
RESET W-0h								

# Table 7-23. RESET\_CMD Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	RESET	W	0h	0xCC = Reset all the registers to default value

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



#### 7.6.16 UPDATE\_CMD (Address = Fh) [Reset = 00h]

UPDATE\_CMD is shown in Figure 7-32 and described in Table 7-24.

Return to the Summary Table.

Figure 7-32. UPDATE\_CMD

				•	_			
	7	6	5	4	3	2	1	0
UPDATE								
W-0h								

Table 7-24. UPDATE\_CMD Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	UPDATE	W	0h	0x55 = Update all device configuration registers value

## 7.6.17 START\_CMD (Address = 10h) [Reset = 00h]

START\_CMD is shown in Figure 7-33 and described in Table 7-25.

Return to the Summary Table.

Figure 7-33. START\_CMD




Table 7-25. START CMD Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	START	W	0h	0xFF = Start autonomous animation

#### 7.6.18 STOP\_CMD (Address = 11h) [Reset = 00h]

STOP\_CMD is shown in Figure 7-34 and described in Table 7-26.

Return to the Summary Table.

Figure 7-34. STOP\_CMD




Table 7-26. STOP\_CMD Field Descriptions


Bit	Field	Туре	Reset	Description
7-0	STOP	w	0h	0xAA = Stop autonomous animation

## 7.6.19 PAUSE\_CONTINUE (Address = 12h) [Reset = 00h]

PAUSE\_CONTINUE is shown in Figure 7-35 and described in Table 7-27.

Return to the Summary Table.

Figure 7-35. PAUSE\_CONTINUE



# Figure 7-35. PAUSE\_CONTINUE (continued)

R-0h R/W-0h

## Table 7-27. PAUSE\_CONTINUE Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R	0h	Reserved
0	PAUSE_CONTINUE	R/W	0h	Pause or continue autonomous animation.  0x0 = Continue  0x1 = Pause

# 7.6.20 FLAG\_CLR (Address = 13h) [Reset = 00h]

FLAG CLR is shown in Figure 7-36 and described in Table 7-28.

Return to the Summary Table.

## Figure 7-36. FLAG\_CLR

7	6	5	4	3	2	1	0
	RESERVED						POR_CLR
		R-	0h			W1C-0h	W1C-0h

# Table 7-28. FLAG\_CLR Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	RESERVED	R	0h	Reserved
1	TSD_CLR	W1C	0h	Write 1 to clear TSD flag.
0	POR_CLR	W1C	0h	Write 1 to clear POR flag.

# 7.6.21 OUT0\_DC (Address = 14h) [Reset = 00h]

OUT0\_DC is shown in Figure 7-37 and described in Table 7-29.

Return to the Summary Table.

#### Figure 7-37. OUT0 DC

7	6	5	4	3	2	1	0
OUT0_DC							
			R/V	V-0h			

## Table 7-29. OUT0 DC Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	OUT0_DC	R/W	0h	OUT0 DC setting.

# 7.6.22 OUT1\_DC (Address = 15h) [Reset = 00h]

OUT1\_DC is shown in Figure 7-38 and described in Table 7-30.

Return to the Summary Table.

## Figure 7-38. OUT1 DC

7	6	5	4	3	2	1	0
	OUT1_DC						
	R/W-0h						



Table 7-30. OUT1\_DC Field Descriptions


Bit	Field	Туре	Reset	Description
7-0	OUT1_DC	R/W	0h	OUT1 DC setting.

# 7.6.23 OUT2\_DC (Address = 16h) [Reset = 00h]

OUT2\_DC is shown in Figure 7-39 and described in Table 7-31.

Return to the Summary Table.

Figure 7-39. OUT2\_DC



# Table 7-31. OUT2\_DC Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	OUT2_DC	R/W	0h	OUT2 DC setting.

# 7.6.24 OUT0\_MANUAL\_PWM (Address = 18h) [Reset = 00h]

OUT0\_MANUAL\_PWM is shown in Figure 7-40 and described in Table 7-32.

Return to the Summary Table.

## Figure 7-40. OUT0\_MANUAL\_PWM

7	6	5	4	3	2	1	0
			OUT0_MAN	NUAL_PWM			
			R/V	V-0h			

## Table 7-32. OUT0\_MANUAL\_PWM Field Descriptions


Bit	Field	Туре	Reset	Description
7-0	OUT0_MANUAL_PWM	R/W	0h	OUT0 manual PWM setting. 0x00 = 0%  0x80 = 50%  0xFF = 100%

# 7.6.25 OUT1\_MANUAL\_PWM (Address = 19h) [Reset = 00h]

OUT1\_MANUAL\_PWM is shown in Figure 7-41 and described in Table 7-33.

Return to the Summary Table.

# Figure 7-41. OUT1\_MANUAL\_PWM



Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

Table 7-33. OUT1\_MANUAL\_PWM Field Descriptions


	iabio		,	
Bit	Field	Туре	Reset	Description
7-0	OUT1_MANUAL_PWM	R/W		OUT1 manual PWM setting. 0x00 = 0%
				 0x80 = 50%
				 0xFF = 100%

# 7.6.26 OUT2\_MANUAL\_PWM (Address = 1Ah) [Reset = 00h]

OUT2\_MANUAL\_PWM is shown in Figure 7-42 and described in Table 7-34.

Return to the Summary Table.

# Figure 7-42. OUT2\_MANUAL\_PWM



# Table 7-34. OUT2\_MANUAL\_PWM Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	OUT2_MANUAL_PWM	R/W	0h	OUT2 manual PWM setting. 0x00 = 0%  0x80 = 50%  0xFF = 100%

# 7.6.27 PATTERNO\_PAUSE\_TIME (Address = 1Ch) [Reset = 00h]

PATTERNO\_PAUSE\_TIME is shown in Figure 7-43 and described in Table 7-35.

Return to the Summary Table.

## Figure 7-43. PATTERNO\_PAUSE\_TIME

7	6	5	4	3	2	1	0
	PATTERN0	_PAUSE_T0			PATTERN0_	PAUSE_T1	
	R/W-0h				R/W	-0h	

# Table 7-35. PATTERN0\_PAUSE\_TIME Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	PATTERNO_PAUSE_TO	Type R/W	Reset 0h	Start animation pause time of pattern0.  0x0 = no pause time  0x1 = 0.05s  0x2 = 0.10s  0x3 = 0.15s  0x4 = 0.20s  0x5 = 0.25s  0x6 = 0.30s  0x7 = 0.35s  0x8 = 0.40s
				0x9 = 0.45s 0xA = 0.50s
				0xB = 1.00s 0xC = 2.00s
				0xD = 4.00s 0xE = 6.00s 0xF = 8.00s



Table 7-35. PATTERN0\_PAUSE\_TIME Field Descriptions (continued)


Bit	Field	Туре	Reset	Description
3-0	PATTERN0_PAUSE_T1	R/W	0h	End animation pause time of pattern0.
				0x0 = no pause time
				0x1 = 0.05s
				0x2 = 0.10s
				0x3 = 0.15s
				0x4 = 0.20s
				0x5 = 0.25s
				0x6 = 0.30s
				0x7 = 0.35s
				0x8 = 0.40s
				0x9 = 0.45s
				0xA = 0.50s
				0xB = 1.00s
				0xC = 2.00s
				0xD = 4.00s
				0xE = 6.00s
				0xF = 8.00s

# 7.6.28 PATTERNO\_REPEAT\_TIME (Address = 1Dh) [Reset = 00h]

PATTERNO\_REPEAT\_TIME is shown in Figure 7-44 and described in Table 7-36.

Return to the Summary Table.

## Figure 7-44. PATTERNO\_REPEAT\_TIME



# Table 7-36. PATTERNO\_REPEAT\_TIME Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R	0h	Reserved
3-0	PATTERNO_PT	R/W	Oh	Pattern0 repeat times.  0x0 = 0 time  0x1 = 1 time  0x2 = 2 times  0x3 = 3 times  0x4 = 4 times  0x5 = 5 times  0x6 = 6 times  0x7 = 7 times  0x8 = 8 times  0x9 = 9 times  0xA = 10 times  0xB = 11 times  0xC = 12 times  0xC = 14 times  0xE = 14 times  0xF = infinite times

# 7.6.29 PATTERNO\_PWM0 (Address = 1Eh) [Reset = 00h]

PATTERNO\_PWM0 is shown in Figure 7-45 and described in Table 7-37.

Return to the Summary Table.

## Figure 7-45. PATTERN0\_PWM0

		94.6	·· · = · · · · · · <u> </u>	•		
7 6	5	4	3	2	1	0

0 Submit Document Feedback

# Figure 7-45. PATTERN0\_PWM0 (continued)

PATTERNO\_PWM0

R/W-0h

Table 7-37. PATTERNO\_PWM0 Field Descriptions

В	Bit	Field	Туре	Reset	Description
7-	-0	PATTERNO_PWM0	R/W		Pattern0 PWM0 setting. 0x00 = 0%  0x80 = 50%  0xFF = 100%

# 7.6.30 PATTERNO\_PWM1 (Address = 1Fh) [Reset = 00h]

PATTERNO\_PWM1 is shown in Figure 7-46 and described in Table 7-38.

Return to the Summary Table.

## Figure 7-46. PATTERNO PWM1

			•	_					
7	6	5	4	3	2	1	0		
	PATTERN0_PWM1								
	R/W-0h								

# Table 7-38. PATTERN0\_PWM1 Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	PATTERNO_PWM1	R/W	0h	Pattern0 PWM1 setting. 0x00 = 0%  0x80 = 50%  0xFF = 100%

# 7.6.31 PATTERNO\_PWM2 (Address = 20h) [Reset = 00h]

PATTERNO\_PWM2 is shown in Figure 7-47 and described in Table 7-39.

Return to the Summary Table.

## Figure 7-47. PATTERN0\_PWM2

7	6	5	4	3	2	1	0
			PATTERN	10_PWM2			
	R/W-0h						

## Table 7-39. PATTERN0\_PWM2 Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	PATTERN0_PWM2	R/W	0h	Pattern0 PWM2 setting. 0x00 = 0%  0x80 = 50% 
				0xFF = 100%




# 7.6.32 PATTERN0\_PWM3 (Address = 21h) [Reset = 00h]

PATTERNO\_PWM3 is shown in Figure 7-48 and described in Table 7-40.

Return to the Summary Table.

# Figure 7-48. PATTERN0\_PWM3



## Table 7-40. PATTERNO\_PWM3 Field Descriptions


Bit	Field	Туре	Reset	Description
7-0	PATTERN0_PWM3	R/W		Pattern0 PWM3 setting. 0x00 = 0%  0x80 = 50%  0xFF = 100%

# 7.6.33 PATTERNO\_PWM4 (Address = 22h) [Reset = 00h]

PATTERNO\_PWM4 is shown in Figure 7-49 and described in Table 7-41.

Return to the Summary Table.

## Figure 7-49. PATTERN0\_PWM4



# Table 7-41. PATTERN0\_PWM4 Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	PATTERN0_PWM4	R/W	Oh	Pattern0 PWM4 setting. 0x00 = 0%  0x80 = 50%  0xFF = 100%

# 7.6.34 PATTERNO\_SLOPER\_TIME1 (Address = 23h) [Reset = 00h]

PATTERNO\_SLOPER\_TIME1 is shown in Figure 7-50 and described in Table 7-42.

Return to the Summary Table.

Submit Document Feedback

#### Figure 7-50. PATTERNO\_SLOPER\_TIME1



Duadwat Faldan Linka, 1 DE00

Table 7-42. PATTERN0\_SLOPER\_TIME1 Field Descriptions

D'4			_	Descriptions
Bit	Field	Туре	Reset	Description
7-4	PATTERN0_SLOPER_T1	R/W	0h	Pattern0 sloper time 1 setting.
				0x0 = no sloper time
				0x1 = 0.05s
				0x2 = 0.10s
				0x3 = 0.15s
				0x4 = 0.20s
				0x5 = 0.25s
				0x6 = 0.30s
				0x7 = 0.35s
				0x8 = 0.40s
				0x9 = 0.45s
				0xA = 0.50s
				0xB = 1.00s
				0xC = 2.00s
				0xD = 4.00s
				0xE = 6.00s
				0xF = 8.00s
3-0	PATTERNO_SLOPER_T0	R/W	0h	Pattern0 sloper time 0 setting.
				0x0 = no sloper time
				0x1 = 0.05s
				0x2 = 0.10s
				0x3 = 0.15s
				0x4 = 0.20s
				0x5 = 0.25s
				0x6 = 0.30s
				0x7 = 0.35s
				0x8 = 0.40s
				0x9 = 0.45s
				0xA = 0.50s
				0xB = 1.00s
				0xC = 2.00s
				0xD = 4.00s
				0xE = 6.00s
				0xF = 8.00s
				I

# 7.6.35 PATTERNO\_SLOPER\_TIME2 (Address = 24h) [Reset = 00h]

PATTERNO\_SLOPER\_TIME2 is shown in Figure 7-51 and described in Table 7-43.

Return to the Summary Table.

# Figure 7-51. PATTERN0\_SLOPER\_TIME2

7	6	5	4	3	2	1	0
PATTERN0_SLOPER_T3				PATTERN0_SLOPER_T2			
R/W-0h					R/W	'-0h	



# Table 7-43. PATTERN0\_SLOPER\_TIME2 Field Descriptions

Bit	Field	Туре	Reset	Description
7-4		R/W	0h	·
7-4	PATTERN0_SLOPER_T3	R/VV	Un	Pattern0 sloper time 3 setting.
				0x0 = no sloper time 0x1 = 0.05s
				0x1 - 0.058 0x2 = 0.10s
				0x2 = 0.10s 0x3 = 0.15s
				0x4 = 0.20s
				0x4 = 0.20s 0x5 = 0.25s
				0x6 = 0.30s
				0x7 = 0.35s
				0x8 = 0.40s
				0x9 = 0.45s
				0xA = 0.50s
				0xB = 1.00s
				0xC = 2.00s
				0xD = 4.00s
				0xE = 6.00s
				0xF = 8.00s
3-0	PATTERN0_SLOPER_T2	R/W	0h	Pattern0 sloper time 2 setting.
3-0	FAITERNO_SLOPEN_12	IN VV	011	0x0 = no sloper time
				0x1 = 0.05s
				0x2 = 0.10s
				0x3 = 0.15s
				0x4 = 0.20s
				0x5 = 0.25s
				0x6 = 0.30s
				0x7 = 0.35s
				0x8 = 0.40s
				0x9 = 0.45s
				0xA = 0.50s
				0xB = 1.00s
				0xC = 2.00s
				0xD = 4.00s
				0xE = 6.00s
				0xF = 8.00s

# 7.6.36 PATTERN1\_PAUSE\_TIME (Address = 25h) [Reset = 00h]

PATTERN1\_PAUSE\_TIME is shown in Figure 7-52 and described in Table 7-44.

Return to the Summary Table.

# Figure 7-52. PATTERN1\_PAUSE\_TIME

7	6	5	4	3	2	1	0	
PATTERN1_PAUSE_T0				PATTERN1_PAUSE_T1				
	R/W	V-0h	R/W-0h					

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

Table 7-44. PATTERN1\_PAUSE\_TIME Field Descriptions


Bit	Field			Description
		Туре	Reset	Description
7-4	PATTERN1_PAUSE_T0	R/W	0h	Start animation pause time of pattern1.
				0x0 = no pause time
				0x1 = 0.05s
				0x2 = 0.10s
				0x3 = 0.15s
				0x4 = 0.20s
				0x5 = 0.25s
				0x6 = 0.30s
				0x7 = 0.35s
				0x8 = 0.40s
				0x9 = 0.45s
				0xA = 0.50s
				0xB = 1.00s
				0xC = 2.00s
				0xD = 4.00s
				0xE = 6.00s
				0xF = 8.00s
3-0	PATTERN1_PAUSE_T1	R/W	0h	End animation pause time of pattern1.
				0x0 = no pause time
				0x1 = 0.05s
				0x2 = 0.10s
				0x3 = 0.15s
				0x4 = 0.20s
				0x5 = 0.25s
				0x6 = 0.30s
				0x7 = 0.35s
				0x8 = 0.40s
				0x9 = 0.45s
				0xA = 0.50s
				0xB = 1.00s
				0xC = 2.00s
				0xD = 4.00s
				0xE = 6.00s
				0xF = 8.00s

# 7.6.37 PATTERN1\_REPEAT\_TIME (Address = 26h) [Reset = 00h]

PATTERN1\_REPEAT\_TIME is shown in Figure 7-53 and described in Table 7-45.

Return to the Summary Table.

# Figure 7-53. PATTERN1\_REPEAT\_TIME



# Table 7-45. PATTERN1\_REPEAT\_TIME Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R	0h	Reserved



# Table 7-45. PATTERN1\_REPEAT\_TIME Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
3-0	PATTERN1_PT	R/W	0h	Pattern1 repeat times.
	_			0x0 = 0 time
				0x1 = 1 time
				0x2 = 2 times
				0x3 = 3 times
				0x4 = 4 times
				0x5 = 5 times
				0x6 = 6 times
				0x7 = 7 times
				0x8 = 8 times
				0x9 = 9 times
				0xA = 10 times
				0xB = 11 times
				0xC = 12 times
				0xD = 13 times
				0xE = 14 times
				0xF = infinite times

# 7.6.38 PATTERN1\_PWM0 (Address = 27h) [Reset = 00h]

PATTERN1\_PWM0 is shown in Figure 7-54 and described in Table 7-46.

Return to the Summary Table.

# Figure 7-54. PATTERN1\_PWM0

7	6	5	4	3	2	1	0
			PATTERN	N1_PWM0			
			R/V	V-0h			

# Table 7-46. PATTERN1\_PWM0 Field Descriptions


			_	
Bit	Field	Туре	Reset	Description
7-0	PATTERN1_PWM0	R/W	0h	Pattern1 PWM0 setting. 0x00 = 0%  0x80 = 50%
				 0xFF = 100%

# 7.6.39 PATTERN1\_PWM1 (Address = 28h) [Reset = 00h]

PATTERN1\_PWM1 is shown in Figure 7-55 and described in Table 7-47.

Return to the Summary Table.

## Figure 7-55. PATTERN1\_PWM1



Product Folder Links: LP5815

## Table 7-47. PATTERN1\_PWM1 Field Descriptions

			_	
Bit	Field	Туре	Reset	Description
7-0	PATTERN1_PWM1	R/W	0h	Pattern1 PWM1 setting. 0x00 = 0%
				 0x80 = 50%
				0xFF = 100%

# 7.6.40 PATTERN1\_PWM2 (Address = 29h) [Reset = 00h]

PATTERN1\_PWM2 is shown in Figure 7-56 and described in Table 7-48.

Return to the Summary Table.

## Figure 7-56. PATTERN1\_PWM2

7	6	5	4	3	2	1	0
			PATTERN	N1_PWM2			
			R/V	V-0h			

## Table 7-48. PATTERN1\_PWM2 Field Descriptions


Bit	Field	Туре	Reset	Description
7-0	PATTERN1_PWM2	R/W	0h	Pattern1 PWM2 setting. 0x00 = 0%
				 0x80 = 50%
				0xFF = 100%

# 7.6.41 PATTERN1\_PWM3 (Address = 2Ah) [Reset = 00h]

PATTERN1\_PWM3 is shown in Figure 7-57 and described in Table 7-49.

Return to the Summary Table.

#### Figure 7-57. PATTERN1\_PWM3



# Table 7-49. PATTERN1\_PWM3 Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	PATTERN1_PWM3	R/W		Pattern1 PWM3 setting. 0x00 = 0%  0x80 = 50%  0xFF = 100%

# 7.6.42 PATTERN1\_PWM4 (Address = 2Bh) [Reset = 00h]

PATTERN1\_PWM4 is shown in Figure 7-58 and described in Table 7-50.

Return to the Summary Table.

#### Figure 7-58. PATTERN1 PWM4

			94.6 . 66.171	=	•••		
7	6	5	4	3	2	1	0



# Figure 7-58. PATTERN1\_PWM4 (continued)

PATTERN1\_PWM4

R/W-0h

Table 7-50. PATTERN1\_PWM4 Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	PATTERN1_PWM4	R/W		Pattern1 PWM4 setting. 0x00 = 0%  0x80 = 50%  0xFF = 100%

# 7.6.43 PATTERN1\_SLOPER\_TIME1 (Address = 2Ch) [Reset = 00h]

PATTERN1\_SLOPER\_TIME1 is shown in Figure 7-59 and described in Table 7-51.

Return to the Summary Table.

## Figure 7-59. PATTERN1 SLOPER TIME1

				_	_			
7	6	5	4	3	2	1	0	
PATTERN1_SLOPER_T1				PATTERN1_SLOPER_T0				
R/W-0h				R/W	-0h			

# Table 7-51. PATTERN1\_SLOPER\_TIME1 Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	PATTERN1_SLOPER_T1	R/W	Oh	Pattern1 sloper time 1 setting.  0x0 = no sloper time  0x1 = 0.05s  0x2 = 0.10s  0x3 = 0.15s  0x4 = 0.20s  0x5 = 0.25s  0x6 = 0.30s  0x7 = 0.35s  0x8 = 0.40s  0x9 = 0.45s  0xA = 0.50s  0xB = 1.00s  0xC = 2.00s  0xD = 4.00s  0xE = 6.00s  0xF = 8.00s
3-0	PATTERN1_SLOPER_T0	R/W	Oh	Pattern1 sloper time 0 setting.  0x0 = no sloper time  0x1 = 0.05s  0x2 = 0.10s  0x3 = 0.15s  0x4 = 0.20s  0x5 = 0.25s  0x6 = 0.30s  0x7 = 0.35s  0x8 = 0.40s  0x9 = 0.45s  0xA = 0.50s  0xB = 1.00s  0xC = 2.00s  0xD = 4.00s  0xE = 6.00s  0xF = 8.00s


Product Folder Links: LP5815

# 7.6.44 PATTERN1\_SLOPER\_TIME2 (Address = 2Dh) [Reset = 00h]

PATTERN1\_SLOPER\_TIME2 is shown in Figure 7-60 and described in Table 7-52.

Return to the Summary Table.

# Figure 7-60. PATTERN1\_SLOPER\_TIME2



#### Table 7-52. PATTERN1 SLOPER TIME2 Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	PATTERN1_SLOPER_T3	R/W	0h	Pattern1 sloper time 3 setting.
				0x0 = no sloper time
				0x1 = 0.05s
				0x2 = 0.10s
				0x3 = 0.15s
				0x4 = 0.20s
				0x5 = 0.25s
				0x6 = 0.30s
				0x7 = 0.35s
				0x8 = 0.40s
				0x9 = 0.45s
				0xA = 0.50s
				0xB = 1.00s
				0xC = 2.00s
				0xD = 4.00s
				0xE = 6.00s
				0xF = 8.00s
3-0	PATTERN1_SLOPER_T2	R/W	0h	Pattern1 sloper time 2 setting.
				0x0 = no sloper time
				0x1 = 0.05s
				0x2 = 0.10s
				0x3 = 0.15s
				0x4 = 0.20s
				0x5 = 0.25s
				0x6 = 0.30s
				0x7 = 0.35s
				0x8 = 0.40s
				0x9 = 0.45s
				0xA = 0.50s
				0xB = 1.00s
				0xC = 2.00s
				0xD = 4.00s
				0xE = 6.00s
				0xF = 8.00s

# 7.6.45 PATTERN2\_PAUSE\_TIME (Address = 2Eh) [Reset = 00h]

PATTERN2\_PAUSE\_TIME is shown in Figure 7-61 and described in Table 7-53.

Return to the Summary Table.

## Figure 7-61. PATTERN2 PAUSE TIME

					_		
7	6	5	4	3	2	1	0
PATTERN2_PAUSE_T0				PATTERN2_PAUSE_T1			
R/W-0h				R/W	-0h		



# Table 7-53. PATTERN2\_PAUSE\_TIME Field Descriptions

Bit	Field	Туре	Reset	Description Description
7-4	PATTERN2_PAUSE_T0	R/W	Oh	Start animation pause time of pattern2.  0x0 = no pause time  0x1 = 0.05s  0x2 = 0.10s  0x3 = 0.15s  0x4 = 0.20s  0x5 = 0.25s  0x6 = 0.30s  0x7 = 0.35s  0x8 = 0.40s  0x9 = 0.45s  0xA = 0.50s  0xB = 1.00s  0xC = 2.00s  0xD = 4.00s  0xF = 8.00s
3-0	PATTERN2_PAUSE_T1	R/W	Oh	End animation pause time of pattern2.  0x0 = no pause time  0x1 = 0.05s  0x2 = 0.10s  0x3 = 0.15s  0x4 = 0.20s  0x5 = 0.25s  0x6 = 0.30s  0x7 = 0.35s  0x8 = 0.40s  0x9 = 0.45s  0xA = 0.50s  0xB = 1.00s  0xC = 2.00s  0xD = 4.00s  0xE = 6.00s  0xF = 8.00s

# 7.6.46 PATTERN2\_REPEAT\_TIME (Address = 2Fh) [Reset = 00h]

PATTERN2\_REPEAT\_TIME is shown in Figure 7-62 and described in Table 7-54.

Return to the Summary Table.

# Figure 7-62. PATTERN2\_REPEAT\_TIME



# Table 7-54. PATTERN2\_REPEAT\_TIME Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R	0h	Reserved

Product Folder Links: LP5815

# Table 7-54. PATTERN2\_REPEAT\_TIME Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
3-0	PATTERN2_PT	R/W	0h	Pattern2 repeat times.
				0x0 = 0 time
				0x1 = 1 time
				0x2 = 2 times
				0x3 = 3 times
				0x4 = 4 times
				0x5 = 5 times
				0x6 = 6 times
				0x7 = 7 times
				0x8 = 8 times
				0x9 = 9 times
				0xA = 10 times
				0xB = 11 times
				0xC = 12 times
				0xD = 13 times
				0xE = 14 times
				0xF = infinite times

# 7.6.47 PATTERN2\_PWM0 (Address = 30h) [Reset = 00h]

PATTERN2\_PWM0 is shown in Figure 7-63 and described in Table 7-55.

Return to the Summary Table.

# Figure 7-63. PATTERN2\_PWM0

7	6	5	4	3	2	1	0
PATTERN2_PWM0							
R/W-0h							

# Table 7-55. PATTERN2\_PWM0 Field Descriptions

			_	
Bit	Field	Туре	Reset	Description
7-0	PATTERN2_PWM0	R/W	0h	Pattern2 PWM0 setting. 0x00 = 0%
				0x80 = 50%  0xFF = 100%

# 7.6.48 PATTERN2\_PWM1 (Address = 31h) [Reset = 00h]

PATTERN2\_PWM1 is shown in Figure 7-64 and described in Table 7-56.

Return to the Summary Table.

## Figure 7-64. PATTERN2 PWM1

			<u> </u>				
7	6	5	4	3	2	1	0
			PATTERN	N2_PWM1			
			R/V	V-0h			



Table 7-56. PATTERN2\_PWM1 Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	PATTERN2_PWM1	R/W	0h	Pattern2 PWM1 setting. 0x00 = 0%
				 0x80 = 50%
				 0xFF = 100%

# 7.6.49 PATTERN2\_PWM2 (Address = 32h) [Reset = 00h]

PATTERN2\_PWM2 is shown in Figure 7-65 and described in Table 7-57.

Return to the Summary Table.

#### Figure 7-65. PATTERN2 PWM2

			9	_			
7	6	5	4	3	2	1	0
			PATTERN	N2_PWM2			
			R/V	V-0h			

## Table 7-57. PATTERN2\_PWM2 Field Descriptions


Bit	Field	Туре	Reset	Description
7-0	PATTERN2_PWM2	R/W	0h	Pattern2 PWM2 setting. 0x00 = 0%
				 0x80 = 50%
				0xFF = 100%

# 7.6.50 PATTERN2\_PWM3 (Address = 33h) [Reset = 00h]

PATTERN2\_PWM3 is shown in Figure 7-66 and described in Table 7-58.

Return to the Summary Table.

#### Figure 7-66. PATTERN2\_PWM3



# Table 7-58. PATTERN2\_PWM3 Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	PATTERN2_PWM3	R/W		Pattern2 PWM3 setting. 0x00 = 0%  0x80 = 50%  0xFF = 100%

# 7.6.51 PATTERN2\_PWM4 (Address = 34h) [Reset = 00h]

PATTERN2\_PWM4 is shown in Figure 7-67 and described in Table 7-59.

Return to the Summary Table.

#### Figure 7-67, PATTERN2 PWM4

		• • •	gare : • : : : : : : :		•••		
7	6	5	4	3	2	1	0

# Figure 7-67. PATTERN2\_PWM4 (continued)

PATTERN2\_PWM4

R/W-0h

Table 7-59. PATTERN2\_PWM4 Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	PATTERN2_PWM4	R/W	0h	Pattern2 PWM4 setting. 0x00 = 0%  0x80 = 50%  0xFF = 100%

# 7.6.52 PATTERN2\_SLOPER\_TIME1 (Address = 35h) [Reset = 00h]

PATTERN2\_SLOPER\_TIME1 is shown in Figure 7-68 and described in Table 7-60.

Return to the Summary Table.

## Figure 7-68. PATTERN2 SLOPER TIME1

				_	_			
7	6	5	4	3	2	1	0	
	PATTERN2_	SLOPER_T1		PATTERN2_SLOPER_T0				
	R/W	/-0h			R/W	-0h		

Table 7-60. PATTERN2\_SLOPER\_TIME1 Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	PATTERN2_SLOPER_T1	R/W	Oh	Pattern2 sloper time 1 setting.  0x0 = no sloper time  0x1 = 0.05s  0x2 = 0.10s  0x3 = 0.15s  0x4 = 0.20s  0x5 = 0.25s  0x6 = 0.30s  0x7 = 0.35s  0x8 = 0.40s  0x9 = 0.45s  0xA = 0.50s  0xB = 1.00s  0xC = 2.00s  0xD = 4.00s  0xE = 6.00s  0xF = 8.00s
3-0	PATTERN2_SLOPER_T0	R/W	Oh	Pattern2 sloper time 0 setting.  0x0 = no sloper time  0x1 = 0.05s  0x2 = 0.10s  0x3 = 0.15s  0x4 = 0.20s  0x5 = 0.25s  0x6 = 0.30s  0x7 = 0.35s  0x8 = 0.40s  0x9 = 0.45s  0xA = 0.50s  0xB = 1.00s  0xC = 2.00s  0xD = 4.00s  0xE = 6.00s  0xF = 8.00s




# 7.6.53 PATTERN2\_SLOPER\_TIME2 (Address = 36h) [Reset = 00h]

PATTERN2\_SLOPER\_TIME2 is shown in Figure 7-69 and described in Table 7-61.

Return to the Summary Table.

# Figure 7-69. PATTERN2\_SLOPER\_TIME2



#### Table 7-61. PATTERN2 SLOPER TIME2 Field Descriptions

Bit	Field	Туре	Reset	Description
-		1		-
7-4	PATTERN2_SLOPER_T3	R/W	0h	Pattern2 sloper time 3 setting.
				0x0 = no sloper time
				0x1 = 0.05s
				0x2 = 0.10s
				0x3 = 0.15s
				0x4 = 0.20s
				0x5 = 0.25s
				0x6 = 0.30s
				0x7 = 0.35s
				0x8 = 0.40s
				0x9 = 0.45s
				0xA = 0.50s
				0xB = 1.00s
				0xC = 2.00s
				0xD = 4.00s
				0xE = 6.00s
				0xF = 8.00s
3-0	PATTERN2_SLOPER_T2	R/W	0h	Pattern2 sloper time 2 setting.
				0x0 = no sloper time
				0x1 = 0.05s
				0x2 = 0.10s
				0x3 = 0.15s
				0x4 = 0.20s
				0x5 = 0.25s
				0x6 = 0.30s
				0x7 = 0.35s
				0x8 = 0.40s
				0x9 = 0.45s
				0xA = 0.50s
				0xB = 1.00s
				0xC = 2.00s
				0xD = 4.00s
				0xE = 6.00s
				0xF = 8.00s
				V/II 0.000

# 7.6.54 PATTERN3\_PAUSE\_TIME (Address = 37h) [Reset = 00h]

PATTERN3\_PAUSE\_TIME is shown in Figure 7-70 and described in Table 7-62.

Return to the Summary Table.

## Figure 7-70. PATTERN3 PAUSE TIME

					_			
7	6	5	4	3	2	1	0	
	PATTERN3_	_PAUSE_T0		PATTERN3_PAUSE_T1				
	R/W-0h				R/W	-0h		

Submit Document Feedback

# Table 7-62. PATTERN3\_PAUSE\_TIME Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	PATTERN3_PAUSE_T0	R/W	0h	Start animation pause time of pattern3.  0x0 = no pause time  0x1 = 0.05s  0x2 = 0.10s  0x3 = 0.15s  0x4 = 0.20s  0x5 = 0.25s  0x6 = 0.30s  0x7 = 0.35s  0x8 = 0.40s  0x9 = 0.45s  0xA = 0.50s  0xB = 1.00s  0xC = 2.00s  0xD = 4.00s  0xF = 8.00s
3-0	PATTERN3_PAUSE_T1	R/W	Oh	End animation pause time of pattern3.  0x0 = no pause time  0x1 = 0.05s  0x2 = 0.10s  0x3 = 0.15s  0x4 = 0.20s  0x5 = 0.25s  0x6 = 0.30s  0x7 = 0.35s  0x8 = 0.40s  0x9 = 0.45s  0xA = 0.50s  0xB = 1.00s  0xC = 2.00s  0xC = 2.00s  0xE = 6.00s  0xF = 8.00s

# 7.6.55 PATTERN3\_REPEAT\_TIME (Address = 38h) [Reset = 00h]

PATTERN3\_REPEAT\_TIME is shown in Figure 7-71 and described in Table 7-63.

Return to the Summary Table.

# Figure 7-71. PATTERN3\_REPEAT\_TIME



# Table 7-63. PATTERN3\_REPEAT\_TIME Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R	0h	Reserved



# Table 7-63. PATTERN3\_REPEAT\_TIME Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
3-0	PATTERN3_PT	R/W	0h	Pattern3 repeat times.
				0x0 = 0 time
				0x1 = 1 time
				0x2 = 2 times
				0x3 = 3 times
				0x4 = 4 times
				0x5 = 5 times
				0x6 = 6 times
				0x7 = 7 times
				0x8 = 8 times
				0x9 = 9 times
				0xA = 10 times
				0xB = 11 times
				0xC = 12 times
				0xD = 13 times
				0xE = 14 times
				0xF = infinite times

# 7.6.56 PATTERN3\_PWM0 (Address = 39h) [Reset = 00h]

PATTERN3\_PWM0 is shown in Figure 7-72 and described in Table 7-64.

Return to the Summary Table.

# Figure 7-72. PATTERN3\_PWM0

	7	6	5	4	3	2	1	0		
PATTERN3_PWM0										
Ī	R/W-0h									

# Table 7-64. PATTERN3\_PWM0 Field Descriptions

Bit	Bit Field Type		Reset	Description							
7-0	PATTERN3_PWM0	R/W	Oh	Pattern3 PWM0 setting. 0x00 = 0%  0x80 = 50%							
				 0xFF = 100%							

# 7.6.57 PATTERN3\_PWM1 (Address = 3Ah) [Reset = 00h]

PATTERN3\_PWM1 is shown in Figure 7-73 and described in Table 7-65.

Return to the Summary Table.

## Figure 7-73. PATTERN3 PWM1

7 6 5 4 3 2 1 0								
	PATTERN3_PWM1							
	R/W-0h							

Product Folder Links: LP5815

Table 7-65. PATTERN3\_PWM1 Field Descriptions

_					
	Bit	Field	Type Reset		Description
	7-0	PATTERN3_PWM1	R/W		Pattern3 PWM1 setting. 0x00 = 0% 0x80 = 50% 0xFF = 100%

# 7.6.58 PATTERN3\_PWM2 (Address = 3Bh) [Reset = 00h]

PATTERN3\_PWM2 is shown in Figure 7-74 and described in Table 7-66.

Return to the Summary Table.

## Figure 7-74. PATTERN3\_PWM2

7 6 5 4 3 2 1 0									
	PATTERN3_PWM2								
	R/W-0h								

Table 7-66. PATTERN3\_PWM2 Field Descriptions


Bit Field Ty		Туре	Reset	Description	
7-0	PATTERN3_PWM2	VM2 R/W 0h Pattern3 PWM2 setting. 0x00 = 0%			
				 0x80 = 50%	
				0xFF = 100%	

# 7.6.59 PATTERN3\_PWM3 (Address = 3Ch) [Reset = 00h]

PATTERN3\_PWM3 is shown in Figure 7-75 and described in Table 7-67.

Return to the Summary Table.

#### Figure 7-75. PATTERN3\_PWM3



# Table 7-67. PATTERN3\_PWM3 Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	PATTERN3_PWM3	R/W		Pattern3 PWM3 setting. 0x00 = 0%  0x80 = 50%  0xFF = 100%

# 7.6.60 PATTERN3\_PWM4 (Address = 3Dh) [Reset = 00h]

PATTERN3\_PWM4 is shown in Figure 7-76 and described in Table 7-68.

Return to the Summary Table.

#### Figure 7-76. PATTERN3 PWM4

	94.0								
7	6	5	4	3	2	1	0		



# Figure 7-76. PATTERN3\_PWM4 (continued)

PATTERN3\_PWM4

R/W-0h

Table 7-68. PATTERN3\_PWM4 Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	PATTERN3_PWM4	R/W		Pattern3 PWM4 setting. 0x00 = 0%  0x80 = 50%  0xFF = 100%

# 7.6.61 PATTERN3\_SLOPER\_TIME1 (Address = 3Eh) [Reset = 00h]

PATTERN3\_SLOPER\_TIME1 is shown in Figure 7-77 and described in Table 7-69.

Return to the Summary Table.

## Figure 7-77. PATTERN3 SLOPER TIME1

				_	_			
7	6	5	4	3	2	1	0	
	PATTERN3_	SLOPER_T1		PATTERN3_SLOPER_T0				
	R/W	/-0h			R/W	-0h		

# Table 7-69. PATTERN3\_SLOPER\_TIME1 Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	PATTERN3_SLOPER_T1	R/W	Oh	Pattern3 sloper time 1 setting.  0x0 = no sloper time  0x1 = 0.05s  0x2 = 0.10s  0x3 = 0.15s  0x4 = 0.20s  0x5 = 0.25s  0x6 = 0.30s  0x7 = 0.35s  0x8 = 0.40s  0x9 = 0.45s  0xA = 0.50s  0xB = 1.00s  0xC = 2.00s  0xD = 4.00s  0xE = 6.00s  0xF = 8.00s
3-0	PATTERN3_SLOPER_T0	R/W	Oh	Pattern3 sloper time 0 setting.  0x0 = no sloper time  0x1 = 0.05s  0x2 = 0.10s  0x3 = 0.15s  0x4 = 0.20s  0x5 = 0.25s  0x6 = 0.30s  0x7 = 0.35s  0x8 = 0.40s  0x9 = 0.45s  0xA = 0.50s  0xB = 1.00s  0xC = 2.00s  0xD = 4.00s  0xE = 6.00s  0xF = 8.00s


Product Folder Links: LP5815

# 7.6.62 PATTERN3\_SLOPER\_TIME2 (Address = 3Fh) [Reset = 00h]

PATTERN3\_SLOPER\_TIME2 is shown in Figure 7-78 and described in Table 7-70.

Return to the Summary Table.

# Figure 7-78. PATTERN3\_SLOPER\_TIME2



## Table 7-70. PATTERN3 SLOPER TIME2 Field Descriptions

Table 7-70. PATTERNS_SLOPER_TIME2 Field Descriptions							
Bit	Field	Туре	Reset	Description			
7-4	PATTERN3_SLOPER_T3	R/W	Oh	Pattern3 sloper time 3 setting.  0x0 = no sloper time  0x1 = 0.05s  0x2 = 0.10s  0x3 = 0.15s  0x4 = 0.20s  0x5 = 0.25s  0x6 = 0.30s  0x7 = 0.35s  0x8 = 0.40s  0x9 = 0.45s  0xA = 0.50s  0xB = 1.00s  0xC = 2.00s  0xD = 4.00s  0xE = 6.00s  0xF = 8.00s			
3-0	PATTERN3_SLOPER_T2	R/W	Oh	Pattern3 sloper time 2 setting.  0x0 = no sloper time  0x1 = 0.05s  0x2 = 0.10s  0x3 = 0.15s  0x4 = 0.20s  0x5 = 0.25s  0x6 = 0.30s  0x7 = 0.35s  0x8 = 0.40s  0x9 = 0.45s  0xA = 0.50s  0xB = 1.00s  0xC = 2.00s  0xC = 2.00s  0xE = 6.00s  0xF = 8.00s			

# 7.6.63 FLAG (Address = 40h) [Reset = 00h]

FLAG is shown in Figure 7-79 and described in Table 7-71.

Return to the Summary Table.

# Figure 7-79. FLAG

7	6	5	4	3	2	2 1	
RESE	RESERVED		OUT1_ENGINE _BUSY	OUT0_ENGINE _BUSY	ENGINE_BUSY	TSD	POR
R-	0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h



# Table 7-71. FLAG Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	Reserved
5	OUT2_ENGINE_BUSY	R	0h	Engine selected by OUT2 busy flag.  0x0 = The selected Engine is not running  0x1 = The selected Engine is running
4	OUT1_ENGINE_BUSY	R	0h	Engine selected by OUT1 busy flag  0x0 = The selected Engine is not running  0x1 = The selected Engine is running
3	OUT0_ENGINE_BUSY	R	0h	Engine selected by OUT0 busy flag.  0x0 = The selected Engine is not running  0x1 = The selected Engine is running
2	ENGINE_BUSY	R	0h	Engine busy flag.  0x0 = All 4 engines are not running  0x1 = At leaset 1 engine is running
1	TSD	R	0h	TSD flag.  0x0 = TSD is not triggered  0x1 = TSD is triggered
0	POR	R	0h	POR flag. 0x0 = POR is not triggered 0x1 = POR is triggered



# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# **8.1 Application Information**

The LP5815 is a 3 channel RGB LED driver with instant blinking and autonomous animation control. The device has ultra-low operation current at active mode and only consumes 0.25mA when LED current is set at 25mA. In battery powered applications like e-tag, ear bud, e-cigarettes, VR headset, RGB mouse, smart speaker, and other hand-held devices, LP5815 can provide premium LED lighting effects with low power consumption and small package.

# 8.2 Typical Application

## 8.2.1 Application

Figure 8-1 shows an example of typical application, which uses one LP5815 to drive RGB LEDs through I<sup>2</sup>C communication. The STAT terminal is pulled up with an external resistor to VBAT or VBUS and can be pulled down through the N-Channel MOSFET.




Figure 8-1. Typical Application - LP5815 Driving RGB LEDs



# 8.2.2 Design Parameters

Design Parameters shows the typical design parameters of Application.

Table 8-1. Design Parameters

Table 6 11 Boolgii i alametele							
PARAMETER	VALUE						
Input voltage	3.6V to 4.2V by one Li-on battery cell						
RGB LED count	1						
LED maximum average current (red, green, blue)	51mA, 40.8mA, 40.8mA						
LED PWM frequency	23kHz						
Red LED Mode	Manual Mode, Contsant ON with 50% PWM Duty Cycle						
Green LED Mode	Animation Mode, Blinking with 5Hz Frequency						
Blue LED Mode	Animation Mode, Breathing with 1s Exponential Ramping Up and 1s Exponential Ramping Down						

# 8.2.3 Detailed Design Procedure

This section showcases the detailed design procedures for LP5815 including components selection, program procedure and examples.

 $\label{localization} \mbox{Copyright @ 2025 Texas Instruments Incorporated}$   $\mbox{Product Folder Links: $\it LP5815$}$ 

#### 8.2.3.1 Program Procedure

After VCC powering up, the instant blinking is disabled by pulling down the STAT or setting INSTABLINK\_DIS = 1 through I<sup>2</sup>C command, then enable the device by setting CHIP\_EN = 1. Set the maximum current for each output. Then set the device configuration registers to enbale the output, select the dimming control mode for each output, and select the animation engine for the output in autonomous animation mode. Finally, Send UPDATE CMD to make the prior configuration settings take effect.

For the output channel that is configured in manual mode, the output PWM changes immediately when the corresponding manual PWM register value is set.

For the output channel that is configured in autonomous animation mode, firstly, select animation engine for output. Secondly, construct the animation engine by setting the engine configure registers to select the animation pattern to map to the engine order and enable or disable the engine order. Then, build the animation patterns as required by setting pattern unit paramters. Finally, send START CMD to initiate the autonomous animation.

The detailed program procedure is illustrated in Figure 8-2.




Figure 8-2. Program Procedure



#### 8.2.3.2 Programming Example

To get the design parameters in Section 8.2.2, the following program steps can be referred.

After VCC powering up and wait around 1ms,

- 1. Set INSTABLINK\_DIS = 1 to disable instant blinking, set CHIP\_EN = 1 to enable the device (Write 03h to register 00h)
- 2. Set MAX\_CURRENT = 1h to set 51mA maximum output LED current (Write 01h to register 01h)
- 3. Set 51mA maximum current for red LEDs, 40.8mA maximum current for green and blue LEDs (Write FFh to registers 14h, write CCh to registers 15h and 16h)
- 4. Enable all 3 LEDs (Write 07h to register 02h)
- 5. Set red LED in manual mode, set green and blue LEDs in autonomous animation mode, and enable blue LED exponential PWM dimming (**Write 46h to register 04h**)
- 6. Select ENGINE0 for green LED and ENGINE1 for blue LED (Write 10h to register 05h)
- 7. Send **UPDATE\_CMD** to make above step2, step4, step5 and step6 configurations take effect (**Write 55h to register 0Fh**)
- 8. Set red LED PWM duty cycle as 50% (Write 80h to register 18h)

## After this step, the read LED is turned on.

- 9. Check **ENGINE BUSY** flag by reading the FLAG register (**Read register 40h**)
  - If **ENGINE\_BUSY = 1**, send **STOP\_CMD** to clear ENGINE\_BUSY flag as showed in Internal Engine Busy Status (**Write AAh to register 11h**), then move to next step.
  - If ENGINE\_BUSY = 0, move to next step directly.
- 10. Select PATTERN0 for ENGINE0\_ORDER0 and PATTERN1 for ENGINE1\_ORDER0 (Write 00h to register 06h, write 01h to register 07h)
- 11. Enable ENGINE0\_ORDER0 and ENGINE1\_ORDER0 (Write 11h to register 0Ah)
- 12. Set PATTERN0 parameters as showed in Table 8-2 to realize 5Hz blinking effect on green LED, set PATTERN1 parameters as showed in Table 8-3 to realize breathing effect on blue LED.
- 13. Send **START\_CMD** to intiate the animation (**Write FFh to register 10h**)

After this step, the red LED keeps constant ON, the green LED keeps blinking with 5Hz frequency.

Table 8-2. PATTERN0 5Hz Blinking Register Setting

Address	Register	Set Value	Description
1Ch	PATTERN0_PAUSE_TIME	00h	No pause time
1Dh	PATTERNO_REPEAT_TIME	0Fh	Infinite repeat times
1Eh	PATTERN0_PWM0	FFh	PATTERN0_PWM0 = FFh
1Fh	PATTERN0_PWM1	FFh	PATTERN0_PWM1 = FFh
20h	PATTERN0_PWM2	00h	PATTERN0_PWM2 = 0
21h	PATTERN0_PWM3	00h	PATTERN0_PWM3 = 0
22h	PATTERN0_PWM4	00h	PATTERN0_PWM4 = 0
23h	PATTERN0_SLOPER_TIME1	02h	PATTERNO_SLOPER_T1 = 0, PATTERNO_SLOPER_T0 = 0.1s
24h	PATTERN0_SLOPER_TIME2	02h	PATTERNO_SLOPER_T3 = 0, PATTERNO_SLOPER_T2 = 0.1s

Product Folder Links: LP5815




Figure 8-3. PATTERN0 5Hz Blinking Example

Table 8-3. PATTERN1 Breathing Register Setting

		0 0	
Address	Register	Set Value	Description
25h	PATTERN1_PAUSE_TIME	00h	No pause time
26h	PATTERN1_REPEAT_TIME	0Fh	Infinite repeat times
27h	PATTERN1_PWM0	00h	PATTERN1_PWM0 = 0
28h	PATTERN1_PWM1	FFh	PATTERN1_PWM1 = FFh
29h	PATTERN1_PWM2	FFh	PATTERN1_PWM2 = FFh
2Ah	PATTERN1_PWM3	00h	PATTERN1_PWM3 = 0
2Bh	PATTERN1_PWM4	00h	PATTERN1_PWM4 = 0
2Ch	PATTERN1_SLOPER_TIME1	4Bh	PATTERN1_SLOPER_T1 = 0.2s, PATTERN1_SLOPER_T0 = 1s
2Dh	PATTERN1_SLOPER_TIME2	4Bh	PATTERN1_SLOPER_T3 = 0.2s, PATTERN1_SLOPER_T2 = 1s




Figure 8-4. PATTERN1 Breathing Example

## 8.2.4 Application Performance Plots

The following figures show the application performance plots.




Figure 8-5. Powering Up Instant Blinking Waveforms



Figure 8-6. Current Sinks Waveforms of OUT0, OUT1, OUT2

## 8.3 Power Supply Recommendations

The LP5815 is designed to operate from an input voltage supply range from 2.5V to 5.5V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance is required close to the ceramic bypass capacitors. A typical choice is a tantalum or aluminum electrolytic capacitor with a value of  $100\mu F$ .

## 8.4 Layout

# 8.4.1 Layout Guidelines

The input capacitor needs not only to be close to the VCC pin, but also to the GND pin to reduce input supply ripple. For OUTx (x = 0, 1, 2), low inductive and resistive path of switch load loop can help to provide a high slew rate. Therefore, path of adjecent outputs must be short and wide and avoid parallel wiring and narrow trace. For better thermal performance, TI suggest to make copper polygon connected with each pin bigger.

## 8.4.2 Layout Example




Figure 8-7. LP5815 DRL Package Layout Example




Figure 8-8. LP5815 YCH Package Layout Example



# 9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

## 9.1 Documentation Support

## 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision \* (March 2025) to Revision A (August 2025)

Page



# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




# YCH0008-C02

# **PACKAGE OUTLINE**

# DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.



Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated




# **EXAMPLE BOARD LAYOUT**

# YCH0008-C02

# DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).






# **EXAMPLE STENCIL DESIGN**

# YCH0008-C02

# DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

www.ti.com 31-Oct-2025

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
LP5815DRLR	Active	Production	SOT-5X3 (DRL)   8	4000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	5815
LP5815DRLR.A	Active	Production	SOT-5X3 (DRL)   8	4000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	5815
LP5815YCHR	Active	Production	DSBGA (YCH)   8	12000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	I

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 15-Sep-2025


# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP5815DRLR	SOT-5X3	DRL	8	4000	180.0	8.4	2.75	1.9	0.8	4.0	8.0	Q3
LP5815YCHR	DSBGA	YCH	8	12000	180.0	8.4	0.92	1.48	0.43	2.0	8.0	Q1

www.ti.com 15-Sep-2025




# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP5815DRLR	SOT-5X3	DRL	8	4000	210.0	185.0	35.0
LP5815YCHR	DSBGA	YCH	8	12000	182.0	182.0	20.0



DIE SIZE BALL GRID ARRAY




# NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY




#### NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.





PLASTIC SMALL OUTLINE




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not accord 0.45 mercage side.
- exceed 0.15 mm per side.
- 4. Reference JEDEC Registration MO-293, Variation UDAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025