

# LP586xx Family 6 × 18 High-Current Matrix LED Driver with 8-Bit Analog and 8-Bit or 16-Bit PWM Dimming

## 1 Features

- LED matrix topology:
  - 18 constant current sinks with 6 scan switches for 108 LED dots
  - Configurable for 1 to 6 scan switches
- Operating voltage range:
  - $V_{CC}/V_{LED}$  range: 2.7V to 5.5V
  - Logic pins compatible with 1.8V, 3.3V, and 5V
- 18 constant current sinks with high precision:
  - 100mA per current sink when  $V_{CC} \geq 3.3V$
  - Device-to-device error:  $\pm 5\%$
  - Channel-to-channel error:  $\pm 5\%$
  - Phase-shift for balanced transient power
- Ultra-low power consumption:
  - Shutdown mode:  $I_{CC} \leq 1\mu A$  when EN = Low
  - Standby mode:  $I_{CC} \leq 10\mu A$  when EN = High and CHIP\_EN = 0 (data retained)
  - Active mode:  $I_{CC} = 5mA$  (typ.) when channel current = 12.5mA
- Flexible dimming options:
  - Individual ON/OFF control for each LED dot
  - Analog dimming (current gain control)
    - Global 7-step Maximum Current (MC) setting for all LED dots
    - 3 groups of 7-bit Color Current (CC) RGB setting
    - Individual 8-bit Dot Current (DC) setting for each LED dot
  - PWM dimming with audible-noise-free frequency
    - Global 8-bit PWM dimming for all LED dots
    - 3 programmable groups of 8-bit PWM dimming for LED dot arbitrary mapping
    - Individual 8-bit or 16-bit PWM dimming for each LED dot
- Full addressable SRAM to minimize data traffic
- Individual LED dot open/short detection
- De-ghosting and low brightness compensation
- Interface options:
  - 1MHz (max.) I<sup>2</sup>C interface when IFS = Low
  - 12MHz (max.) SPI interface when IFS = High

## 2 Applications

- LED animation and indication for:
  - Major and smart home appliances
  - Global RGB keyboard backlighting
  - Outdoor keypad backlighting
  - IR module for video surveillance and IP camera

- Laser diode in optical module

## 3 Description

The LP5866T is a high-current and high-performance LED matrix driver. The device integrates 18 constant current sinks with N (N = 6/8/11) switching MOSFETs to support . The LP5866T integrates 6 MOSFETs for up to 108 LED dots or 36 RGB LEDs.


The LP5866T supports both analog dimming and PWM dimming methods. For analog dimming, each LED dot can be adjusted with 256 steps. For PWM dimming, the integrated 8-bit or 16-bit configurable PWM generators enable smooth and audible-noise-free dimming control. Each LED dot can also be arbitrarily mapped into 8-bit Group PWM to achieve dimming control together.

The LP5866T device implements full addressable SRAM to minimize the data traffic. The ghost-cancellation circuitry is integrated to eliminate both upside and downside ghosting. The LP5866T also supports LED open and short detection functions. Both 1MHz (maximum) I<sup>2</sup>C and 12MHz (maximum) SPI are available in LP5866T.

## Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
LP5866T	RKP (VQFN, 40)	5.00mm × 5.00mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

## Table of Contents

<b>1 Features</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>39</b>
<b>2 Applications</b> .....	<b>1</b>	8.1 Application Information.....	<b>39</b>
<b>3 Description</b> .....	<b>1</b>	8.2 Typical Application.....	<b>39</b>
<b>4 Device Comparison</b> .....	<b>3</b>	8.3 Power Supply Recommendations.....	<b>42</b>
<b>5 Pin Configuration and Functions</b> .....	<b>4</b>	8.4 Layout.....	<b>42</b>
<b>6 Specifications</b> .....	<b>6</b>	<b>9 Device and Documentation Support</b> .....	<b>44</b>
6.1 Typical Characteristics.....	<b>7</b>	9.1 Receiving Notification of Documentation Updates.....	<b>44</b>
<b>7 Detailed Description</b> .....	<b>9</b>	9.2 Support Resources.....	<b>44</b>
7.1 Overview.....	<b>9</b>	9.3 Trademarks.....	<b>44</b>
7.2 Functional Block Diagram.....	<b>9</b>	9.4 Electrostatic Discharge Caution.....	<b>44</b>
7.3 Feature Description.....	<b>10</b>	9.5 Glossary.....	<b>44</b>
7.4 Device Functional Modes.....	<b>21</b>	<b>10 Revision History</b> .....	<b>44</b>
7.5 Programming.....	<b>22</b>	<b>11 Mechanical, Packaging, and Orderable</b> <b>Information</b> .....	<b>45</b>
7.6 Register Maps.....	<b>27</b>		

## 4 Device Comparison

PART NUMBER	MATERIAL	LED DOT NUMBER	MAX CURRENT PER CS	PACKAGE <sup>(1)</sup>	SOFTWARE COMPATIBLE	
LP5861T	LP5861TRSMR LP5861TMRSMR <sup>(1)</sup>	18 × 1 = 18	125mA	VQFN-32	Yes	
LP5866T	LP5866TRKPR LP5866TMRKPR <sup>(1)</sup>	18 × 6 = 108	100mA	VQFN-40		
LP5868T	LP5868TRKPR LP5868TMRKPR <sup>(1)</sup>	18 × 8 = 144				
LP5860T	LP5860TRKPR LP5860TMRKPR <sup>(1)</sup>	18 × 11 = 198				
LP5861	LP5861RSMR	18 × 1 = 18	50mA	VQFN-32		
LP5862	LP5862RSMR LP5862DBTR	18 × 2 = 36		VQFN-32		
LP5864	LP5864RSMR LP5864MRSMR <sup>(1)</sup>	18 × 4 = 72		VQFN-32		
LP5866	LP5866RKPR LP5866DBTR LP5866MDBTR <sup>(1)</sup>	18 × 6 = 108		VQFN-40		
LP5868	LP5868RKPR	18 × 8 = 144		TSSOP-38		
LP5860	LP5860RKPR LP5860MRKPR <sup>(1)</sup>	18 × 11 = 198		VQFN-40		
				VQFN-40		

(1) The same packages are hardware compatible.

## 5 Pin Configuration and Functions




Figure 5-1. LP5866T RKP Package 40-Pin VQFN with Exposed Thermal Pad Top View

Table 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	CS0	O	Current sink 0. If not used, this pin must be floating.
2	CS1	O	Current sink 1. If not used, this pin must be floating.
3	CS2	O	Current sink 2. If not used, this pin must be floating.
4	CS3	O	Current sink 3. If not used, this pin must be floating.
5	CS4	O	Current sink 4. If not used, this pin must be floating.
6	CS5	O	Current sink 5. If not used, this pin must be floating.
7	CS6	O	Current sink 6. If not used, this pin must be floating.
8	CS7	O	Current sink 7. If not used, this pin must be floating.
9	CS8	O	Current sink 8. If not used, this pin must be floating.
10	SW0	O	High-side PMOS switch output for scan line 0. If not used, this pin must be floating.
11	SW1	O	High-side PMOS switch output for scan line 1. If not used, this pin must be floating.
12	SW2	O	High-side PMOS switch output for scan line 2. If not used, this pin must be floating.
13	SW3	O	High-side PMOS switch output for scan line 3. If not used, this pin must be floating.
14	SW4	O	High-side PMOS switch output for scan line 4. If not used, this pin must be floating.
15	SW5	O	High-side PMOS switch output for scan line 5. If not used, this pin must be floating.
16	VLED	Power	Power input for high-side switches.
17	NC	-	No connection.
18	NC	-	No connection.
19	NC	-	No connection.
20	NC	-	No connection.
21	NC	-	No connection.

**Table 5-1. Pin Functions (continued)**

PIN		I/O	DESCRIPTION
NO.	NAME		
22	CS9	O	Current sink 9. If not used, this pin must be floating.
23	CS10	O	Current sink 10. If not used, this pin must be floating.
24	CS11	O	Current sink 11. If not used, this pin must be floating.
25	CS12	O	Current sink 12. If not used, this pin must be floating.
26	CS13	O	Current sink 13. If not used, this pin must be floating.
27	CS14	O	Current sink 14. If not used, this pin must be floating.
28	CS15	O	Current sink 15. If not used, this pin must be floating.
29	CS16	O	Current sink 16. If not used, this pin must be floating.
30	CS17	O	Current sink 17. If not used, this pin must be floating.
31	AGND	Ground	Analog ground. Must be connected to exposed thermal pad and common ground plane.
32	VCAP	O	Internal LDO output. An 1 $\mu$ F capacitor must be connected between this pin with GND. Place the capacitor as close to the device as possible.
33	IFS	I	Interface type select. I <sup>2</sup> C is selected when IFS is low. SPI is selected when IFS is high. A resistor must be connected between VIO and this pin.
34	VSYNC	I	External synchronize signal for display mode 2 and mode 3.
35	SCL_SCLK	I	I <sup>2</sup> C clock input or SPI clock input. Pull up to VIO when configured as I <sup>2</sup> C.
36	SDA_MOSI	I/O	I <sup>2</sup> C data input or SPI leader output follower input. Pull up to VIO when configured as I <sup>2</sup> C.
37	ADDR0_MISO	I/O	I <sup>2</sup> C address select 0 or SPI leader input follower output.
38	ADDR1_SS	I	I <sup>2</sup> C address select 1 or SPI follower select.
39	VIO_EN	Power,I	Power supply for digital circuits and chip enable. An 1nF capacitor must be connected between this pin with GND and be placed as close to the device as possible.
40	VCC	Power	Power supply for device. A 1 $\mu$ F capacitor must be connected between this pin with GND and be placed as close to the device as possible.
Exposed Thermal Pad	GND	Ground	Must be connected to AGND and common ground plane.

## 6 Specifications

## 6.1 Typical Characteristics

Unless specified otherwise, typical characteristics apply over the full ambient temperature range ( $-55^{\circ}\text{C} < T_{\text{A}} < +125^{\circ}\text{C}$  for LP5866TMRKPR, LP5864MRSMR, and LP5866MDBTR while  $-40^{\circ}\text{C} < T_{\text{A}} < +85^{\circ}\text{C}$  for the other devices),  $V_{\text{CC}} = 3.3\text{V}$ ,  $V_{\text{IO}} = 3.3\text{V}$ ,  $V_{\text{LED}} = 5\text{V}$ ,  $I_{\text{LED,Peak}} = 50\text{mA}$ ,  $C_{\text{VLED}} = 1\mu\text{F}$ ,  $C_{\text{VCC}} = 1\mu\text{F}$ .




Figure 6-1.  $V_{\text{CC}}$  UVLO Rising and Falling Thresholds




Figure 6-2.  $V_{\text{CC}}$  UVLO Hysteresis




Figure 6-3.  $V_{\text{SAT}}$  vs Temperature




Figure 6-4.  $V_{\text{SAT}}$  vs Current Sinks (100mA)




Figure 6-5.  $V_{\text{SAT}}$  vs Current Sinks (50mA)




Figure 6-6.  $V_{\text{SAT}}$  vs Current Sinks (30mA)

## 6.1 Typical Characteristics (continued)

Unless specified otherwise, typical characteristics apply over the full ambient temperature range ( $-55^{\circ}\text{C} < T_{\text{A}} < +125^{\circ}\text{C}$  for LP5866TMRKPR, LP5864MRSMR, and LP5866MDBTR while  $-40^{\circ}\text{C} < T_{\text{A}} < +85^{\circ}\text{C}$  for the other devices),  $V_{\text{CC}} = 3.3\text{V}$ ,  $V_{\text{IO}} = 3.3\text{V}$ ,  $V_{\text{LED}} = 5\text{V}$ ,  $I_{\text{LED,Peak}} = 50\text{mA}$ ,  $C_{\text{VLED}} = 1\mu\text{F}$ ,  $C_{\text{VCC}} = 1\mu\text{F}$ .





Figure 6-7.  $V_{\text{SAT}}$  vs Current Sinks (10mA)



$T_{\text{A}} = 25^{\circ}\text{C}$

Figure 6-8. Current Sinks Voltage vs Current




Figure 6-9. High Side Switch  $R_{\text{DSON}}$

## 7 Detailed Description


### 7.1 Overview

The LP5866T is an  $6 \times 18$  LED matrix driver. The device integrates 6 switching FETs with 18 constant current sinks. One LP5866T device can drive up to 108 LED dots or 36 RGB pixels by using time-multiplexing matrix scheme.

The LP5866T supports both analog dimming and PWM dimming methods. For analog dimming, the current gain of each individual LED dot can be adjusted with 256 steps through 8-bits dot correction. For PWM dimming, the integrated 8-bits or 16-bits configurable, > 20KHz PWM generators for each LED dot enable smooth, vivid animation effects without audible noise. Each LED can also be mapped into a 8-bits group PWM to achieve the group control with minimum data traffic.

The LP5866T device implements full addressable SRAM. The device supports entire SRAM data refresh and partial SRAM data update on demand to minimize the data traffic. The LP5866T implements the ghost cancellation circuit to eliminate both upside and downside ghosting. The LP5866T also uses low brightness compensation technology to support high density LED pixels. Both 1MHz (maximum) I<sup>2</sup>C and 12MHz (maximum) SPI interfaces are available in the LP5866T.


### 7.2 Functional Block Diagram



## 7.3 Feature Description


### 7.3.1 Time-Multiplexing Matrix

The LP5866T device uses a time-multiplexing matrix scheme to support up to 108 LED dots with one chip. The device integrates 18 current sinks with 6 scan lines to drive  $18 \times 6 = 108$  LED dots or  $6 \times 6 = 36$  RGB pixels. In matrix control scheme, the device scans from Line 0 to Line 5 sequentially as shown in [Figure 7-1](#). Current gain and PWM duty registers are programmable for each LED dot to support individual analog and PWM dimming.



**Figure 7-1. Scan Line Control Scheme**

There are 6 high-side p-channel MOSFETs (PMOS) integrated in LP5866T device. The time-multiplexing matrix timing sequence follows the [Figure 7-2](#).



**Figure 7-2. Time-Multiplexing Matrix Timing Sequence**

One cycle time of the line switching can be calculated as below:

$$t_{\text{line\_switch}} = t_{\text{PWM}} + t_{\text{SW\_BLK}} + 2 \times t_{\text{phase\_shift}} \quad (1)$$


- $t_{\text{PWM}}$  is the current sink active time, which equals to 8 $\mu\text{s}$  (PWM frequency set at 125kHz) or 16 $\mu\text{s}$  (PWM frequency set at 62.5kHz) by configuring 'PWM\_Fre' in Dev\_initial register.
- $t_{\text{SW\_BLK}}$  is the switch blank time, which equals to 1 $\mu\text{s}$  or 0.5 $\mu\text{s}$  by configuring 'SW\_BLK' in Dev\_config1 register.
- $t_{\text{phase\_shift}}$  is the PWM phase shift time, which equal to 0 or 125ns by configuring 'PWM\_Phase\_Shift' in Dev\_config1 register.

Total display time for one complete sub-period is  $t_{\text{sub\_period}}$  and can be calculated by the following equation:

$$t_{\text{sub\_period}} = t_{\text{line\_switch}} \times \text{Scan\_line\#} \quad (2)$$

- Scan\_line# is the scan line number determined by 'Max\_Line\_Num' in Dev\_initial register.

The time-multiplexing matrix scheme time diagram is shown in [Figure 7-3](#). The  $t_{\text{CS\_ON\_Shift}}$  is the current sink turning on shift by configuring 'CS\_ON\_Shift' bit in Dev\_config1 register.



**Figure 7-3. Time-Multiplexing Matrix Timing Diagram**

The LP5866T device implements de-ghosting and low brightness compensation to remove the side effects of matrix topology:

- **De-ghosting:** Both upside de-ghosting and downside de-ghosting are implemented to eliminate the LED's unexpected weak turn-on.
  - **Upside\_de-ghosting:** discharge each scan line during blank state. By configuring the 'Up\_Deghost' in Dev\_config3 register, the LP5866T discharges and clamps the scan line switch to a certain voltage.
  - **Downside\_deghosting:** pre-charge each current sink voltage during blank state. The de-ghosting capability can be adjusted through the 'Down\_Deghost' in Dev\_config3 register.
- **Low Brightness Compensation:** three groups compensation are implemented to overcome the color-shift and non-uniformity in low brightness conditions. The compensation capability can be through 'Comp\_Group1', 'Comp\_Group2', and 'Comp\_Group3' in Dev\_config2 register.
  - Compensation\_group 1: CS0, CS3, CS6, CS9, CS12, CS15.
  - Compensation\_group 2: CS1, CS4, CS7, CS10, CS13, CS16.
  - Compensation\_group 3: CS2, CS5, CS8, CS11, CS14, CS17.

### 7.3.2 Analog Dimming (Current Gain Control)

Analog dimming of LP5866T is achieved by configuring the current gain control. There are several methods to control the current gain of each LED.

- Global 3-bits Maximum Current (MC) setting without external resistor
- 3 Groups of 7-bits Color Current (CC) setting
- Individual 8-bit Dot Current (DC) setting

#### Note

When setting to small output current in low brightness situation, adjusting MC to a small value firstly can get smaller output saturation voltage.

#### 7.3.2.1 Global 3-Bits Maximum Current (MC) Setting

The MC is used to set the maximum current  $I_{OUT\_MAX}$  for each current sink, and this current is the maximum peak current for each LED dot. The MC can be set with 7 steps from 7.5 mA to 100 mA. When the device is powered on, the MC data is set to default value, which is 37.5 mA.

For data refresh [Mode 1](#), MC data is effective immediately after new data is updated. For [Mode 2](#) and [Mode 3](#), to avoid unexpected MC data change during high speed data refreshing, MC data must be changed when all channels are off and new MC data is only updated when the 'Chip\_EN' bit in Chip\_en register is set to 0, and after the 'Chip\_EN' returns to 1, the new MC data is effective. 'Down\_Deghost' and 'Up\_Deghost' in Dev\_config3 work in the similar way with MC.

**Table 7-1. Maximum Current (MC) Register Setting**

3-BITS MAXIMUM_CURRENT REGISTER		$I_{OUT\_MAX}$
Binary	Decimal	mA
000	0	7.5
001	1	12.5
010	2	25
011 (Default)	3 (Default)	37.5 (Default)
100	4	50
101	5	75
110	6	100

### 7.3.2.2 3 Groups of 7-Bits Color Current (CC) Setting

The LP5866T device is able to adjust the output current of three color groups separately. For each color, the device has 7-bits data in 'CC\_Group1', 'CC\_Group2', and 'CC\_Group3'. Thus, all color group currents can be adjusted in 128 steps from 0% to 100% of the maximum output current,  $I_{OUT\_MAX}$ .

The 18 current sinks have fixed mapping to the three color groups:

- CC-Group 1: CS0, CS3, CS6, CS9, CS12, CS15.
- CC-Group 2: CS1, CS4, CS7, CS10, CS13, CS16.
- CC-Group 3: CS2, CS5, CS8, CS11, CS14, CS17.

**Table 7-2. 3 Groups of 7-bits Color Current (CC) Setting**

7-BITS CC_GROUP1/CC_GROUP2/CC_GROUP3 REGISTER		RATIO OF OUTPUT CURRENT TO $I_{OUT\_MAX}$
Binary	Decimal	%
000 0000	0	0
000 0001	1	0.79
000 0010	2	1.57
---	---	---
100 0000 (default)	64 (default)	50.4 (default)
---	---	---
111 1101	125	98.4
111 1110	126	99.2
111 1111	127	100

### 7.3.2.3 Individual 8-bit Dot Current (DC) Setting

The LP5866T can individually adjust the output current of each LED by using dot current function through DC setting. The device allows the brightness deviations of the LEDs to be adjusted individually. Each output DC is programmed with an 8-bit depth, so the value can be adjusted with 256 steps within the range from 0% to 100% of ( $I_{OUT\_MAX} \times CC/127$ ).

**Table 7-3. Individual 8-bit Dot Current (DC) Setting**

8-BIT DC REGISTER		RATIO OF OUTPUT CURRENT TO $I_{OUT\_MAX} \times CC/127$
Binary	Decimal	%
0000 0000	0	0
0000 0001	1	0.39
0000 0010	2	0.78
---	---	---
1000 0000 (Default)	128 (Default)	50.2 (Default)
---	---	---
1111 1101	253	99.2
1111 1110	254	99.6
1111 1111	255	100

In summary, the current gain of each current sink can be calculated as below:

$$I_{OUT} (\text{mA}) = I_{OUT\_MAX} \times (CC/127) \times (DC/255) \quad (3)$$

For time-multiplexing scan scheme, if the scan number is N, each LED dot's average current  $I_{AVG}$  is shown as below:

$$I_{AVG} (\text{mA}) = I_{OUT}/N = I_{OUT\_MAX} \times (CC/127) \times (DC/255)/N \quad (4)$$

### 7.3.3 PWM Dimming

There are several methods to control the PWM duty cycle of each LED dot.

#### 7.3.3.1 Individual 8-Bit / 16-Bit PWM for Each LED Dot

Every LED has an individual 8-bit or 16-bit PWM register that is used to change the LED brightness by PWM duty. The LP5866T uses an enhanced spectrum PWM (ES-PWM) algorithm to achieve 16-bit depth with high refresh rate and this can avoid flicker under high speed camera. Comparing with conventional 8-bit PWM, 16-bit PWM can help to achieve ultimate high dimming resolution in LED animation applications.

#### 7.3.3.2 Programmable Groups of 8-Bit PWM Dimming

The group PWM Control is used to select LEDs into 1 to 3 groups while each group has a separate register for PWM control. Every LED has 2-bit selection in LED\_DOT\_GROUP Registers ( $x = 0, 1, \dots, 29$ ) to select whether the LED dot belongs to one of the three groups or not:

- 00: not a member of any group
- 01: member of group 1
- 10: member of group 2
- 11: member of group 3

#### 7.3.3.3 8-Bit PWM for Global Dimming

The Global PWM Control function affects all LEDs simultaneously.

The final PWM duty cycle can be calculated as below:


$$\text{PWM\_Final(8-bit)} = \text{PWM\_Individual(8-bit)} \times \text{PWM\_Group(8-bit)} \times \text{PWM\_Global(8-bit)} \quad (5)$$

$$\text{PWM\_Final(16-bit)} = \text{PWM\_Individual(16-bit)} \times \text{PWM\_Group(8-bit)} \times \text{PWM\_Global(8-bit)} \quad (6)$$

The LP5866T supports 125kHz or 62.5kHz PWM output frequency. The PWM frequency is selected by configuring the 'PWM\_Fre' in Dev\_initial register. An internal 32MHz oscillator is used for generating PWM outputs. The oscillator's high accuracy design ( $f_{\text{osc\_ERR}} \leq \pm 3\%$ ) enables a better synchronization if multiple LP5866T devices are connected together.

A PWM phase-shifting scheme is implemented in each current sink to avoid the current overshoot when turning on simultaneously. As the LED drivers are not activated simultaneously, the peak load current from the pre-stage power supply is significantly decreased. This scheme also reduces input-current ripple and ceramic-capacitor audible ringing. LED drivers are grouped into three different phases. By configuring the 'PWM\_Phase\_Shift' in Dev\_config1 register, which is default off, the LP5866T supports  $t_{\text{phase\_shift}} = 125\text{ns}$  shifting time shown in [Figure 7-4](#).


- Phase 1: CS0, CS3, CS6, CS9, CS12, CS15.
- Phase 2: CS1, CS4, CS7, CS10, CS13, CS16.
- Phase 3: CS2, CS5, CS8, CS11, CS14, CS17.



**Figure 7-4. Phase Shift**


To avoid high current sinks output ripple during line switching, current sinks can be configured to turn on with 1 clock delay (62.5ns or 31.25ns according to the PWM frequency) after lines turn on, as shown in [Figure 7-3](#). This function can be configured by 'CS\_ON\_Shift' in Dev\_config1 register.

The LP5866T allows users to configure the dimming scale either exponentially (Gamma Correction) or linearly through the 'PWM\_Scale\_Mode' in Dev\_config1 register. If a human-eye-friendly dimming curve is desired, using the internal fixed exponential scale is an easy approach. If a special dimming curve is desired, using the linear scale with software correction is recommended. The LP5866T supports both linear and exponential dimming curves under 8-bit and 16-bit PWM depth. [Figure 7-5](#) is an example of 8-bit PWM depth.



**Figure 7-5. Linear and Exponential Dimming Curves**

In summary, the PWM control method is illustrated as Figure 7-6:



**Figure 7-6. PWM Control Scheme**


### 7.3.4 ON and OFF Control

The LP5866T device supports the individual ON and OFF control of each LED. For indication purpose, users can turn on and off the LED directly by writing 1-bit ON and OFF data to the corresponding Dot\_onoffx (x = 0, 1, ..., 17) register.

### 7.3.5 Data Refresh Mode

The LP5866T supports three data refresh modes: Mode 1, Mode 2, and Mode 3, by configuring 'Data\_Ref\_Mode' in Dev\_initial register.

**Mode 1:** 8-bit PWM data without VSYNC command. Data is sent out for display instantly after received. With Mode1, users can refresh the corresponding dots' data only instead of updating the whole SRAM. It is called 'on demand data refresh', which can save the total data volume effectively. As shown in [Figure 7-7](#), the red LED dots can be refreshed after sending the corresponding data while the others kept the same with last frame.




**Figure 7-7. On Demand Data Refresh - Mode 1**

**Mode 2:** 8-bit PWM data with VSYNC command. Data is held and sent out simultaneously by frame after receiving the VSYNC command.


**Mode 3:** 16-bit PWM data with VSYNC command. Data is held and sent out simultaneously by frame after receiving the VSYNC command.

Frame control is implemented in Mode 2 and Mode 3. Instead of refreshing the output instantly after data is received (Mode 1), the device holds the data and refreshes the whole frame data by a fixed frame rate,  $f_{VSYNC}$ . Usually, 24Hz, 50Hz, 60Hz, 120Hz or even higher frame rate is selected to achieve vivid animation effects. Whole SRAM Data Refresh is shown in [Figure 7-8](#), a new frame is updated after receiving the VSYNC command.




**Figure 7-8. Whole SRAM Data Refresh**

Comparing with Mode 1, Mode 2 and Mode 3 provide a better synchronization when multiple LP5866T devices used together. A high-level pulse width longer than  $t_{VSYNC\_H}$  is required at the beginning of each VSYNC frame. Figure 7-9 shows the VSYNC connections and Figure 7-10 shows the timing requirements.



**Figure 7-9. Multiple Devices Sync**



**Figure 7-10. VSYNC Timing**

Table 8-4 is the summary of the 3 data refresh modes.

**Table 7-4. Data Refresh Mode**

MODE TYPE	PWM RESOLUTION	PWM OUTPUT	EXTERNAL VSYNC
Mode 1	8 Bits	Data update instantly	No
Mode 2	8 Bits	Data update by frame	Yes
Mode 3	16 Bits		

### 7.3.6 Full Addressable SRAM

SRAM is implemented inside the LP5866T device to support data writing and reading at the same time.

Although data refresh mechanisms are not the same for Mode 1 and Mode 2/3, the data writing and reading follow the same method. Uses can update partial of the SRAM data only or the whole SRAM page simultaneously. The LP5866T supports auto-increment function to minimize data traffic and increase data transfer efficiency.

Please be noted that 16-bit PWM (Mode 3) and 8-bit PWM (Mode 1 and Mode 2) are assigned with different SRAM addresses.


### 7.3.7 Protections and Diagnostics

#### 7.3.7.1 LED Open Detection

The LP5866T includes LED open detection (LOD) for the fault caused by any opened LED dot. The threshold for LED open is 0.25V typical. LED open detection is only performed when  $\text{PWM} \geq 25$  (Mode 1 and Mode 2) or  $\text{PWM} \geq 6400$  (Mode 3) and voltage on  $\text{CSn}$  is detected lower than open threshold for continuously 4 sub-periods.

Figure 7-11 shows the detection circuit of LOD function. When open fault is detected, 'Global\_LOD' bit in **Fault\_state** register is set to 1 and detailed fault state for each LED is also monitored in register **Dot\_lodxx** ( $x = 0, 1, \dots, 17$ ). All open fault indicator bits can be cleared by setting **LOD\_clear** = 0Fh after the open condition is removed.

LOD removal function can be enabled by setting 'LOD\_removal' bit in **Dev\_config2** register to 1. This function turns off the current sink of the open channel when scanning to the line where the opened LED is included.



**Figure 7-11. LOD Circuits**

### 7.3.7.2 LED Short Detection

The LP5866T includes LED short detection (LSD) for the fault caused by any shorted LED. Threshold for channel short is  $(V_{LED} - 1)$  V typical. LED short detection only performed when  $PWM \geq 25$  (Mode 1 and Mode 2) or  $PWM \geq 6400$  (Mode 3) and voltage on CSn is detected higher than short threshold for continuously 4 sub-periods. As there is parasitic capacitance for the current sink, to make sure the LSD result is correct, setting the LED current higher than 0.5mA is recommended.

The image below shows the detection circuit of LSD function. When short fault is detected, 'Global\_LSD bit' in Fault\_state register is set to 1 and detailed fault state for every channel are also monitored in register Dot\_Isdx (x = 0, 1, ..., 17). All short fault indicator bits can be cleared by setting LSD\_clear = 0Fh after the short condition is removed.

LSD removal function can be enabled by setting 'LSD\_removal' bit in Dev\_config2 register to 1. This function turns off the upside deghosting function of the scan line where short LED is included.




Figure 7-12. LSD Circuit


### 7.3.7.3 Thermal Shutdown

The LP5866T device implements thermal shutdown mechanism to protect the device from damage due to overheating. When the junction temperature rises to  $160^{\circ}\text{C}$  (typical) and above, the device switches into shutdown mode. The LP5866T exits thermal shutdown when the junction temperature of the device drops to  $145^{\circ}\text{C}$  (typical) and below.

### 7.3.7.4 UVLO (Under Voltage Lock Out)

The LP5866T has an internal comparator that monitors the voltage at VCC. When VCC is below  $V_{UVF}$ , reset is active and the LP5866T enters INITIALIZATION state.

## 7.4 Device Functional Modes



**Figure 7-13. Device Functional Modes**

- **SHUTDOWN:** The device enters into SHUTDOWN mode from all states on VCC power up or EN pin is low.
- **HARDWARE POR:** The device enters into HARDWARE POR when Enable pin is high or VCC fall under  $V_{UVF}$  causing  $UVLO = H$  from all states.
- **SOFTWARE RESET:** The device enters into SOFTWARE RESET mode when VCC rise higher than  $V_{UVR}$  with the time  $t > t_{POR\_H}$ . In this mode, all the registers are reset. Entry can also be from any state when the RESET (register) = FFh or UVLO is low.
- **STANDBY:** The device enters the STANDBY mode when Chip\_EN (register) = 0. In this mode, device enters into low power mode, but the I<sup>2</sup>C/SPI are still available for Chip\_EN only and the registers' data are retained.
- **NORMAL:** The device enters the NORMAL mode when 'Chip\_EN' = 1 with the time  $t > t_{CHIP\_EN}$ .
- **THERMAL SHUTDOWN:** The device automatically enters the THERMAL SHUTDOWN mode when the junction temperature exceeds 160°C (typical). If the junction temperature decreases below 145°C (typical), the device returns to the NORMAL mode.

## 7.5 Programming

### 7.5.1 Interface Selection

The LP5866T supports two communication interfaces: I<sup>2</sup>C and SPI. If IFS is high, the device enters into SPI mode. If IFS is low, the device enters into I<sup>2</sup>C mode.

**Table 7-5. Interface Selection**

INTERFACE TYPE	ENTRY CONDITION
I <sup>2</sup> C	IFS = Low
SPI	IFS = High

### 7.5.2 I<sup>2</sup>C Interface

The LP5866T is compatible with I<sup>2</sup>C standard specification. The device supports both fast mode (400KHz maximum) and fast plus mode (1MHz maximum).

#### 7.5.2.1 I<sup>2</sup>C Data Transactions

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when clock signal is LOW. START and STOP conditions classify the beginning and the end of the data transfer session. A START condition is defined as the SDA signal transitioning from HIGH to LOW while SCL line is HIGH. A STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The bus leader always generates START and STOP conditions. The bus is considered to be busy after a START condition and free after a STOP condition. During data transmission, the bus leader can generate repeated START conditions. First START and repeated START conditions are functionally equivalent.

Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the leader. The leader releases the SDA line (HIGH) during the acknowledge clock pulse. The device pulls down the SDA line during the 9<sup>th</sup> clock pulse, signifying an acknowledge. The device generates an acknowledge after each byte has been received.


There is one exception to the acknowledge after every byte rule. When the leader is the receiver, it must indicate to the transmitter an end of data by not acknowledging (*negative acknowledge*) the last byte clocked out of the follower. This negative acknowledge still includes the acknowledge clock pulse (generated by the leader), but the SDA line is not pulled down.

### 7.5.2.2 I<sup>2</sup>C Data Format


The address and data bits are transmitted MSB first with 8-bits length format in each cycle. Each transmission is started with Address Byte 1, which are divided into 5-bits of the chip address, 2 higher bits of the register address, and 1 read/write bit. The other 8 lower bits of register address are put in Address Byte 2. The device supports both independent mode and broadcast mode. The auto-increment feature allows writing / reading several consecutive registers within one transmission. If not consecutive, a new transmission must be started.

**Table 7-6. I<sup>2</sup>C Data Format**

Address Byte1	Chip Address					Register Address		R/W
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>Independent</b>	1	0	0	ADDR1	ADDR0	9 <sup>th</sup> bit	8 <sup>th</sup> bit	R: 1 W: 0
<b>Broadcast</b>	1	0	1	0	1			
<b>Address Byte2</b>	Register Address					Bit 2	Bit 1	Bit 0
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3			
	7 <sup>th</sup> bit	6 <sup>th</sup> bit	5 <sup>th</sup> bit	4 <sup>th</sup> bit	3 <sup>rd</sup> bit	2 <sup>nd</sup> bit	1 <sup>st</sup> bit	0 <sup>th</sup> bit




**Figure 7-14. I<sup>2</sup>C Write Timing**



**Figure 7-15. I<sup>2</sup>C Read Timing**

### 7.5.2.3 Multiple Devices Connection

The LP5866T enters into I<sup>2</sup>C mode if IFS is connected to GND. The ADDR0/1 pin is used to select the unique I<sup>2</sup>C follower address for each device. The SCL and SDA lines must each have a pullup resistor (4.7KΩ for 400KHz, 2KΩ for 1MHz) placed somewhere on the line and remain HIGH even when the bus is idle. VIO\_EN can either be connected with VIO power supply or GPIO. It's suggested to put one 1nF cap as closer to VIO\_EN pin as possible. Up to four LP5866T follower devices can share the same I<sup>2</sup>C bus by the different ADDR configurations.



**Figure 7-16. I<sup>2</sup>C Multiple Devices Connection**

### 7.5.3 Programming

#### 7.5.3.1 SPI Data Transactions


MISO output is normally in a high impedance state. When the follower-select pin SS for the device is active (low) the MISO output is pulled low for read only. During write cycle MISO stays in high-impedance state. The follower-select signal SS must be low during the cycle transmission. SS resets the interface when high. Data is clocked in on the rising edge of the SCLK clock signal, while data is clocked out on the falling edge of SCLK.

#### 7.5.3.2 SPI Data Format


The address and data bits are transmitted MSB first with 8-bits length format in each cycle. Each transmission is started with Address Byte 1, which contains 8 higher bits of the register address. The Address Byte 2 is started with 2 lower bits of the register address and 1 read/write bit. The auto-increment feature allows writing / reading several consecutive registers within one transmission. If not consecutive, a new transmission must be started.

**Table 7-7. SPI Data Format**

Address Byte1	Register Address								
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	9 <sup>th</sup> bit	8 <sup>th</sup> bit	7 <sup>th</sup> bit	6 <sup>th</sup> bit	5 <sup>th</sup> bit	4 <sup>th</sup> bit	3 <sup>th</sup> bit	2 <sup>th</sup> bit	
Address Byte2	Register Address								
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	1 <sup>st</sup> bit	0 <sup>th</sup> bit	R: 0 W: 1	Don't Care					




**Figure 7-17. SPI Write Timing**



**Figure 7-18. SPI Read Timing**

### 7.5.3.3 Multiple Devices Connection

The device enters into SPI mode if IFS is pulled high to VIO through a pullup resistor(4.7KΩ recommended). VIO\_EN can either be connected with VIO power supply or GPIO. It's suggested to put one 1nF cap as closer to VIO\_EN pin as possible. In SPI mode host can address as many devices as there are follower select pins on host.



**Figure 7-19. SPI Multiple Devices Connection**

## 7.6 Register Maps

This section provides a summary of the register maps [LP5860-Q1](#). For detailed register functions and descriptions, please refer to .

**Table 7-8. Register Section/Block Access Type Codes**

Access Type	Code	Description
<b>Read Type</b>		
R	R	Read
RC	R C	Read to Clear
R-0	R -0	Read Returns 0
<b>Write Type</b>		
W	W	Write
W0CP	W 0C P	W 0 to clear Requires privileged access
<b>Reset or Default Value</b>		
-n		Value after reset or the default value

Register Acronym	Address	Type	D7	D6	D5	D4	D3	D2	D1	D0	Default
<b>Chip_en</b>	000h	R/W								Chip_EN	00h
<b>Dev_initial</b>	001h	R/W	Reserved						Data_Ref_Mode	PWM_Fre	5Eh
<b>Dev_config1</b>	002h	R/W	Reserved	Reserved	Reserved	Reserved	SW_BLK	PWM_Scale_Mode	PWM_Phase_Shift	CS_ON_Shift	00h
<b>Dev_config2</b>	003h	R/W		Comp_Group3		Comp_Group2		Comp_Group1	LOD_rem oval	LSD_rem oval	00h
<b>Dev_config3</b>	004h	R/W		Down_Deghost		Up_Deghost			Maximum_Current	Up_Deghost_enable	47h
<b>Global_bri</b>	005h	R/W									FFh
<b>Group0_bri</b>	006h	R/W									FFh
<b>Group1_bri</b>	007h	R/W									FFh
<b>Group2_bri</b>	008h	R/W									FFh
<b>R_current_set</b>	009h	R/W	Reserved					CC_Group1			40h
<b>G_current_set</b>	00Ah	R/W	Reserved					CC_Group2			40h
<b>B_current_set</b>	00Bh	R/W	Reserved					CC_Group3			40h
<b>Dot_grp_sel0</b>	00Ch	R/W		Dot L0-CS3 group		Dot L0-CS2 group		Dot L0-CS1 group		Dot L0-CS0 group	00h
<b>Dot_grp_sel1</b>	00Dh	R/W		Dot L0-CS7 group		Dot L0-CS6 group		Dot L0-CS5 group		Dot L0-CS4 group	00h
<b>Dot_grp_sel2</b>	00Eh	R/W		Dot L0-CS11 group		Dot L0-CS10 group		Dot L0-CS9 group		Dot L0-CS8 group	00h
<b>Dot_grp_sel3</b>	00Fh	R/W		Dot L0-CS15 group		Dot L0-CS14 group		Dot L0-CS13 group		Dot L0-CS12 group	00h
<b>Dot_grp_sel4</b>	010h	R/W				Reserved		Dot L0-CS17 group		Dot L0-CS16 group	00h
<b>Dot_grp_sel5</b>	011h	R/W		Dot L1-CS3 group		Dot L1-CS2 group		Dot L1-CS1 group		Dot L1-CS0 group	00h
<b>Dot_grp_sel6</b>	012h	R/W		Dot L1-CS7 group		Dot L1-CS6 group		Dot L1-CS5 group		Dot L1-CS4 group	00h
<b>Dot_grp_sel7</b>	013h	R/W		Dot L1-CS11 group		Dot L1-CS10 group		Dot L1-CS9 group		Dot L1-CS8 group	00h
<b>Dot_grp_sel8</b>	014h	R/W		Dot L1-CS15 group		Dot L1-CS14 group		Dot L1-CS13 group		Dot L1-CS12 group	00h
<b>Dot_grp_sel9</b>	015h	R/W				Reserved		Dot L1-CS17 group		Dot L1-CS16 group	00h
<b>Dot_grp_sel10</b>	016h	R/W		Dot L2-CS3 group		Dot L2-CS2 group		Dot L2-CS1 group		Dot L2-CS0 group	00h

Register Acronym	Address	Type	D7	D6	D5	D4	D3	D2	D1	D0	Default
<b>Dot_grp_sel11</b>	017h	R/W	Dot L2-CS7 group		Dot L2-CS6 group		Dot L2-CS5 group		Dot L2-CS4 group		00h
<b>Dot_grp_sel12</b>	018h	R/W	Dot L2-CS11 group		Dot L2-CS10 group		Dot L2-CS9 group		Dot L2-CS8 group		00h
<b>Dot_grp_sel13</b>	019h	R/W	Dot L2-CS15 group		Dot L2-CS14 group		Dot L2-CS13 group		Dot L2-CS12 group		00h
<b>Dot_grp_sel14</b>	01Ah	R/W	Reserved				Dot L2-CS17 group		Dot L2-CS16 group		00h
<b>Dot_grp_sel15</b>	01Bh	R/W	Dot L3-CS3 group		Dot L3-CS2 group		Dot L3-CS1 group		Dot L3-CS0 group		00h
<b>Dot_grp_sel16</b>	01Ch	R/W	Dot L3-CS7 group		Dot L3-CS6 group		Dot L3-CS5 group		Dot L3-CS4 group		00h
<b>Dot_grp_sel17</b>	01Dh	R/W	Dot L3-CS11 group		Dot L3-CS10 group		Dot L3-CS9 group		Dot L3-CS8 group		00h
<b>Dot_grp_sel18</b>	01Eh	R/W	Dot L3-CS15 group		Dot L3-CS14 group		Dot L3-CS13 group		Dot L3-CS12 group		00h
<b>Dot_grp_sel19</b>	01Fh	R/W	Reserved				Dot L3-CS17 group		Dot L3-CS16 group		00h
<b>Dot_grp_sel20</b>	020h	R/W	Dot L4-CS3 group		Dot L4-CS2 group		Dot L4-CS1 group		Dot L4-CS0 group		00h
<b>Dot_grp_sel21</b>	021h	R/W	Dot L4-CS7 group		Dot L4-CS6 group		Dot L4-CS5 group		Dot L4-CS4 group		00h
<b>Dot_grp_sel22</b>	022h	R/W	Dot L4-CS11 group		Dot L4-CS10 group		Dot L4-CS9 group		Dot L4-CS8 group		00h
<b>Dot_grp_sel23</b>	023h	R/W	Dot L4-CS15 group		Dot L4-CS14 group		Dot L4-CS13 group		Dot L4-CS12 group		00h
<b>Dot_grp_sel24</b>	024h	R/W	Reserved				Dot L4-CS17 group		Dot L4-CS16 group		00h
<b>Dot_grp_sel25</b>	025h	R/W	Dot L5-CS3 group		Dot L5-CS2 group		Dot L5-CS1 group		Dot L5-CS0 group		00h
<b>Dot_grp_sel26</b>	026h	R/W	Dot L5-CS7 group		Dot L5-CS6 group		Dot L5-CS5 group		Dot L5-CS4 group		00h
<b>Dot_grp_sel27</b>	027h	R/W	Dot L5-CS11 group		Dot L5-CS10 group		Dot L5-CS9 group		Dot L5-CS8 group		00h
<b>Dot_grp_sel28</b>	028h	R/W	Dot L5-CS15 group		Dot L5-CS14 group		Dot L5-CS13 group		Dot L5-CS12 group		00h
<b>Dot_grp_sel29</b>	029h	R/W	Reserved				Dot L5-CS17 group		Dot L5-CS16 group		00h
<b>Dot_onoff0</b>	043h	R/W	Dot L0-CS7 onoff	Dot L0-CS6 onoff	Dot L0-CS5 onoff	Dot L0-CS4 onoff	Dot L0-CS3 onoff	Dot L0-CS2 onoff	Dot L0-CS1 onoff	Dot L0-CS0 onoff	FFh
<b>Dot_onoff1</b>	044h	R/W	Dot L0-CS15 onoff	Dot L0-CS14 onoff	Dot L0-CS13 onoff	Dot L0-CS12 onoff	Dot L0-CS11 onoff	Dot L0-CS10 onoff	Dot L0-CS9 onoff	Dot L0-CS8 onoff	FFh
<b>Dot_onoff2</b>	045h	R/W	Reserved						Dot L0-CS17 onoff	Dot L0-CS16 onoff	03h
<b>Dot_onoff3</b>	046h	R/W	Dot L1-CS7 onoff	Dot L1-CS6 onoff	Dot L1-CS5 onoff	Dot L1-CS4 onoff	Dot L1-CS3 onoff	Dot L1-CS2 onoff	Dot L1-CS1 onoff	Dot L1-CS0 onoff	FFh
<b>Dot_onoff4</b>	047h	R/W	Dot L1-CS15 onoff	Dot L1-CS14 onoff	Dot L1-CS13 onoff	Dot L1-CS12 onoff	Dot L1-CS11 onoff	Dot L1-CS10 onoff	Dot L1-CS9 onoff	Dot L1-CS8 onoff	FFh
<b>Dot_onoff5</b>	048h	R/W	Reserved						Dot L1-CS17 onoff	Dot L1-CS16 onoff	03h
<b>Dot_onoff6</b>	049h	R/W	Dot L2-CS7 onoff	Dot L2-CS6 onoff	Dot L2-CS5 onoff	Dot L2-CS4 onoff	Dot L2-CS3 onoff	Dot L2-CS2 onoff	Dot L2-CS1 onoff	Dot L2-CS0 onoff	FFh
<b>Dot_onoff7</b>	04Ah	R/W	Dot L2-CS15 onoff	Dot L2-CS14 onoff	Dot L2-CS13 onoff	Dot L2-CS12 onoff	Dot L2-CS11 onoff	Dot L2-CS10 onoff	Dot L2-CS9 onoff	Dot L2-CS8 onoff	FFh
<b>Dot_onoff8</b>	04Bh	R/W	Reserved						Dot L2-CS17 onoff	Dot L2-CS16 onoff	03h
<b>Dot_onoff9</b>	04Ch	R/W	Dot L3-CS7 onoff	Dot L3-CS6 onoff	Dot L3-CS5 onoff	Dot L3-CS4 onoff	Dot L3-CS3 onoff	Dot L3-CS2 onoff	Dot L3-CS1 onoff	Dot L3-CS0 onoff	FFh
<b>Dot_onoff10</b>	04Dh	R/W	Dot L3-CS15 onoff	Dot L3-CS14 onoff	Dot L3-CS13 onoff	Dot L3-CS12 onoff	Dot L3-CS11 onoff	Dot L3-CS10 onoff	Dot L3-CS9 onoff	Dot L3-CS8 onoff	FFh
<b>Dot_onoff11</b>	04Eh	R/W	Reserved						Dot L3-CS17 onoff	Dot L3-CS16 onoff	03h

Register Acronym	Address	Type	D7	D6	D5	D4	D3	D2	D1	D0	Default
<b>Dot_onoff12</b>	04Fh	R/W	Dot L4-CS7 onoff	Dot L4-CS6 onoff	Dot L4-CS5 onoff	Dot L4-CS4 onoff	Dot L4-CS3 onoff	Dot L4-CS2 onoff	Dot L4-CS1 onoff	Dot L4-CS0 onoff	FFh
<b>Dot_onoff13</b>	050h	R/W	Dot L4-CS15 onoff	Dot L4-CS14 onoff	Dot L4-CS13 onoff	Dot L4-CS12 onoff	Dot L4-CS11 onoff	Dot L4-CS10 onoff	Dot L4-CS9 onoff	Dot L4-CS8 onoff	FFh
<b>Dot_onoff14</b>	051h	R/W	Reserved						Dot L4-CS17 onoff	Dot L4-CS16 onoff	03h
<b>Dot_onoff15</b>	052h	R/W	Dot L5-CS7 onoff	Dot L5-CS6 onoff	Dot L5-CS5 onoff	Dot L5-CS4 onoff	Dot L5-CS3 onoff	Dot L5-CS2 onoff	Dot L5-CS1 onoff	Dot L5-CS0 onoff	FFh
<b>Dot_onoff16</b>	053h	R/W	Dot L5-CS15 onoff	Dot L5-CS14 onoff	Dot L5-CS13 onoff	Dot L5-CS12 onoff	Dot L5-CS11 onoff	Dot L5-CS10 onoff	Dot L5-CS9 onoff	Dot L5-CS8 onoff	FFh
<b>Dot_onoff17</b>	054h	R/W	Reserved						Dot L5-CS17 onoff	Dot L5-CS16 onoff	03h
<b>Fault_state</b>	064h	R	Reserved						Global_L_OD	Global_L_SD	00h
<b>Dot_lod0</b>	065h	R	Dot L0-CS7 LOD	Dot L0-CS6 LOD	Dot L0-CS5 LOD	Dot L0-CS4 LOD	Dot L0-CS3 LOD	Dot L0-CS2 LOD	Dot L0-CS1 LOD	Dot L0-CS0 LOD	00h
<b>Dot_lod1</b>	066h	R	Dot L0-CS15 LOD	Dot L0-CS14 LOD	Dot L0-CS13 LOD	Dot L0-CS12 LOD	Dot L0-CS11 LOD	Dot L0-CS10 LOD	Dot L0-CS9 LOD	Dot L0-CS8 LOD	00h
<b>Dot_lod2</b>	067h	R	Reserved						Dot L0-CS17 LOD	Dot L0-CS16 LOD	00h
<b>Dot_lod3</b>	068h	R	Dot L1-CS7 LOD	Dot L1-CS6 LOD	Dot L1-CS5 LOD	Dot L1-CS4 LOD	Dot L1-CS3 LOD	Dot L1-CS2 LOD	Dot L1-CS1 LOD	Dot L1-CS0 LOD	00h
<b>Dot_lod4</b>	069h	R	Dot L1-CS15 LOD	Dot L1-CS14 LOD	Dot L1-CS13 LOD	Dot L1-CS12 LOD	Dot L1-CS11 LOD	Dot L1-CS10 LOD	Dot L1-CS9 LOD	Dot L1-CS8 LOD	00h
<b>Dot_lod5</b>	06Ah	R	Reserved						Dot L1-CS17 LOD	Dot L1-CS16 LOD	00h
<b>Dot_lod6</b>	06Bh	R	Dot L2-CS7 LOD	Dot L2-CS6 LOD	Dot L2-CS5 LOD	Dot L2-CS4 LOD	Dot L2-CS3 LOD	Dot L2-CS2 LOD	Dot L2-CS1 LOD	Dot L2-CS0 LOD	00h
<b>Dot_lod7</b>	06Ch	R	Dot L2-CS15 LOD	Dot L2-CS14 LOD	Dot L2-CS13 LOD	Dot L2-CS12 LOD	Dot L2-CS11 LOD	Dot L2-CS10 LOD	Dot L2-CS9 LOD	Dot L2-CS8 LOD	00h
<b>Dot_lod8</b>	06Dh	R	Reserved						Dot L2-CS17 LOD	Dot L2-CS16 LOD	00h
<b>Dot_lod9</b>	06Eh	R	Dot L3-CS7 LOD	Dot L3-CS6 LOD	Dot L3-CS5 LOD	Dot L3-CS4 LOD	Dot L3-CS3 LOD	Dot L3-CS2 LOD	Dot L3-CS1 LOD	Dot L3-CS0 LOD	00h
<b>Dot_lod10</b>	06Fh	R	Dot L3-CS15 LOD	Dot L3-CS14 LOD	Dot L3-CS13 LOD	Dot L3-CS12 LOD	Dot L3-CS11 LOD	Dot L3-CS10 LOD	Dot L3-CS9 LOD	Dot L3-CS8 LOD	00h
<b>Dot_lod11</b>	070h	R	Reserved						Dot L3-CS17 LOD	Dot L3-CS16 LOD	00h
<b>Dot_lod12</b>	071h	R	Dot L4-CS7 LOD	Dot L4-CS6 LOD	Dot L4-CS5 LOD	Dot L4-CS4 LOD	Dot L4-CS3 LOD	Dot L4-CS2 LOD	Dot L4-CS1 LOD	Dot L4-CS0 LOD	00h
<b>Dot_lod13</b>	072h	R	Dot L4-CS15 LOD	Dot L4-CS14 LOD	Dot L4-CS13 LOD	Dot L4-CS12 LOD	Dot L4-CS11 LOD	Dot L4-CS10 LOD	Dot L4-CS9 LOD	Dot L4-CS8 LOD	00h

Register Acronym	Address	Type	D7	D6	D5	D4	D3	D2	D1	D0	Default
<b>Dot_lod14</b>	073h	R	Reserved				Dot L4-CS17 LOD	Dot L4-CS16 LOD	00h		
<b>Dot_lod15</b>	074h	R	Dot L5-CS7 LOD	Dot L5-CS6 LOD	Dot L5-CS5 LOD	Dot L5-CS4 LOD	Dot L5-CS3 LOD	Dot L5-CS2 LOD	Dot L5-CS1 LOD	Dot L5-CS0 LOD	00h
<b>Dot_lod16</b>	075h	R	Dot L5-CS15 LOD	Dot L5-CS14 LOD	Dot L5-CS13 LOD	Dot L5-CS12 LOD	Dot L5-CS11 LOD	Dot L5-CS10 LOD	Dot L5-CS9 LOD	Dot L5-CS8 LOD	00h
<b>Dot_lod17</b>	076h	R	Reserved				Dot L5-CS17 LOD	Dot L5-CS16 LOD	00h		
<b>Dot_lsd0</b>	086h	R	Dot L0-CS7 LSD	Dot L0-CS6 LSD	Dot L0-CS5 LSD	Dot L0-CS4 LSD	Dot L0-CS3 LSD	Dot L0-CS2 LSD	Dot L0-CS1 LSD	Dot L0-CS0 LSD	00h
<b>Dot_lsd1</b>	087h	R	Dot L0-CS15 LSD	Dot L0-CS14 LSD	Dot L0-CS13 LSD	Dot L0-CS12 LSD	Dot L0-CS11 LSD	Dot L0-CS10 LSD	Dot L0-CS9 LSD	Dot L0-CS8 LSD	00h
<b>Dot_lsd2</b>	088h	R	Reserved				Dot L0-CS17 LSD	Dot L0-CS16 LSD	00h		
<b>Dot_lsd3</b>	089h	R	Dot L1-CS7 LSD	Dot L1-CS6 LSD	Dot L1-CS5 LSD	Dot L1-CS4 LSD	Dot L1-CS3 LSD	Dot L1-CS2 LSD	Dot L1-CS1 LSD	Dot L1-CS0 LSD	00h
<b>Dot_lsd4</b>	08Ah	R	Dot L1-CS15 LSD	Dot L1-CS14 LSD	Dot L1-CS13 LSD	Dot L1-CS12 LSD	Dot L1-CS11 LSD	Dot L1-CS10 LSD	Dot L1-CS9 LSD	Dot L1-CS8 LSD	00h
<b>Dot_lsd5</b>	08Bh	R	Reserved				Dot L1-CS17 LSD	Dot L1-CS16 LSD	00h		
<b>Dot_lsd6</b>	08Ch	R	Dot L2-CS7 LSD	Dot L2-CS6 LSD	Dot L2-CS5 LSD	Dot L2-CS4 LSD	Dot L2-CS3 LSD	Dot L2-CS2 LSD	Dot L2-CS1 LSD	Dot L2-CS0 LSD	00h
<b>Dot_lsd7</b>	08Dh	R	Dot L2-CS15 LSD	Dot L2-CS14 LSD	Dot L2-CS13 LSD	Dot L2-CS12 LSD	Dot L2-CS11 LSD	Dot L2-CS10 LSD	Dot L2-CS9 LSD	Dot L2-CS8 LSD	00h
<b>Dot_lsd8</b>	08Eh	R	Reserved				Dot L2-CS17 LSD	Dot L2-CS16 LSD	00h		
<b>Dot_lsd9</b>	08Fh	R	Dot L3-CS7 LSD	Dot L3-CS6 LSD	Dot L3-CS5 LSD	Dot L3-CS4 LSD	Dot L3-CS3 LSD	Dot L3-CS2 LSD	Dot L3-CS1 LSD	Dot L3-CS0 LSD	00h
<b>Dot_lsd10</b>	090h	R	Dot L3-CS15 LSD	Dot L3-CS14 LSD	Dot L3-CS13 LSD	Dot L3-CS12 LSD	Dot L3-CS11 LSD	Dot L3-CS10 LSD	Dot L3-CS9 LSD	Dot L3-CS8 LSD	00h
<b>Dot_lsd11</b>	091h	R	Reserved				Dot L3-CS17 LSD	Dot L3-CS16 LSD	00h		
<b>Dot_lsd12</b>	092h	R	Dot L4-CS7 LSD	Dot L4-CS6 LSD	Dot L4-CS5 LSD	Dot L4-CS4 LSD	Dot L4-CS3 LSD	Dot L4-CS2 LSD	Dot L4-CS1 LSD	Dot L4-CS0 LSD	00h
<b>Dot_lsd13</b>	093h	R	Dot L4-CS15 LSD	Dot L4-CS14 LSD	Dot L4-CS13 LSD	Dot L4-CS12 LSD	Dot L4-CS11 LSD	Dot L4-CS10 LSD	Dot L4-CS9 LSD	Dot L4-CS8 LSD	00h
<b>Dot_lsd14</b>	094h	R	Reserved				Dot L4-CS17 LSD	Dot L4-CS16 LSD	00h		
<b>Dot_lsd15</b>	095h	R	Dot L5-CS7 LSD	Dot L5-CS6 LSD	Dot L5-CS5 LSD	Dot L5-CS4 LSD	Dot L5-CS3 LSD	Dot L5-CS2 LSD	Dot L5-CS1 LSD	Dot L5-CS0 LSD	00h
<b>Dot_lsd16</b>	096h	R	Dot L5-CS15 LSD	Dot L5-CS14 LSD	Dot L5-CS13 LSD	Dot L5-CS12 LSD	Dot L5-CS11 LSD	Dot L5-CS10 LSD	Dot L5-CS9 LSD	Dot L5-CS8 LSD	00h

Register Acronym	Address	Type	D7	D6	D5	D4	D3	D2	D1	D0	Default
<b>Dot_lsd17</b>	097h	R	Reserved				Dot L5-CS17 LSD		Dot L5-CS16 LSD	00h	
<b>LOD_clear</b>	0A7h	W	Reserved				LOD_Clear				00h
<b>LSD_clear</b>	0A8h	W	Reserved				LSD_Clear				00h
<b>Reset</b>	0A9h	W	Reset								00h
<b>DC0</b>	100h	R/W	LED dot current setting for Dot L0-CS0								80h
<b>DC1</b>	101h	R/W	LED dot current setting for Dot L0-CS1								80h
<b>DC2</b>	102h	R/W	LED dot current setting for Dot L0-CS2								80h
<b>DC3</b>	103h	R/W	LED dot current setting for Dot L0-CS3								80h
<b>DC4</b>	104h	R/W	LED dot current setting for Dot L0-CS4								80h
<b>DC5</b>	105h	R/W	LED dot current setting for Dot L0-CS5								80h
<b>DC6</b>	106h	R/W	LED dot current setting for Dot L0-CS6								80h
<b>DC7</b>	107h	R/W	LED dot current setting for Dot L0-CS7								80h
<b>DC8</b>	108h	R/W	LED dot current setting for Dot L0-CS8								80h
<b>DC9</b>	109h	R/W	LED dot current setting for Dot L0-CS9								80h
<b>DC10</b>	10Ah	R/W	LED dot current setting for Dot L0-CS10								80h
<b>DC11</b>	10Bh	R/W	LED dot current setting for Dot L0-CS11								80h
<b>DC12</b>	10Ch	R/W	LED dot current setting for Dot L0-CS12								80h
<b>DC13</b>	10Dh	R/W	LED dot current setting for Dot L0-CS13								80h
<b>DC14</b>	10Eh	R/W	LED dot current setting for Dot L0-CS14								80h
<b>DC15</b>	10Fh	R/W	LED dot current setting for Dot L0-CS15								80h
<b>DC16</b>	110h	R/W	LED dot current setting for Dot L0-CS16								80h
<b>DC17</b>	111h	R/W	LED dot current setting for Dot L0-CS17								80h
<b>DC18</b>	112h	R/W	LED dot current setting for Dot L1-CS0								80h
<b>DC19</b>	113h	R/W	LED dot current setting for Dot L1-CS1								80h
<b>DC20</b>	114h	R/W	LED dot current setting for Dot L1-CS2								80h
<b>DC21</b>	115h	R/W	LED dot current setting for Dot L1-CS3								80h
<b>DC22</b>	116h	R/W	LED dot current setting for Dot L1-CS4								80h
<b>DC23</b>	117h	R/W	LED dot current setting for Dot L1-CS5								80h
<b>DC24</b>	118h	R/W	LED dot current setting for Dot L1-CS6								80h
<b>DC25</b>	119h	R/W	LED dot current setting for Dot L1-CS7								80h
<b>DC26</b>	11Ah	R/W	LED dot current setting for Dot L1-CS8								80h
<b>DC27</b>	11Bh	R/W	LED dot current setting for Dot L1-CS9								80h
<b>DC28</b>	11Ch	R/W	LED dot current setting for Dot L1-CS10								80h
<b>DC29</b>	11Dh	R/W	LED dot current setting for Dot L1-CS11								80h
<b>DC30</b>	11Eh	R/W	LED dot current setting for Dot L1-CS12								80h
<b>DC31</b>	11Fh	R/W	LED dot current setting for Dot L1-CS13								80h
<b>DC32</b>	120h	R/W	LED dot current setting for Dot L1-CS14								80h
<b>DC33</b>	121h	R/W	LED dot current setting for Dot L1-CS15								80h
<b>DC34</b>	122h	R/W	LED dot current setting for Dot L1-CS16								80h
<b>DC35</b>	123h	R/W	LED dot current setting for Dot L1-CS17								80h
<b>DC36</b>	124h	R/W	LED dot current setting for Dot L2-CS0								80h
<b>DC37</b>	125h	R/W	LED dot current setting for Dot L2-CS1								80h
<b>DC38</b>	126h	R/W	LED dot current setting for Dot L2-CS2								80h
<b>DC39</b>	127h	R/W	LED dot current setting for Dot L2-CS3								80h

Register Acronym	Address	Type	D7	D6	D5	D4	D3	D2	D1	D0	Default
<b>DC40</b>	128h	R/W									80h
<b>DC41</b>	129h	R/W									80h
<b>DC42</b>	12Ah	R/W									80h
<b>DC43</b>	12Bh	R/W									80h
<b>DC44</b>	12Ch	R/W									80h
<b>DC45</b>	12Dh	R/W									80h
<b>DC46</b>	12Eh	R/W									80h
<b>DC47</b>	12Fh	R/W									80h
<b>DC48</b>	130h	R/W									80h
<b>DC49</b>	131h	R/W									80h
<b>DC50</b>	132h	R/W									80h
<b>DC51</b>	133h	R/W									80h
<b>DC52</b>	134h	R/W									80h
<b>DC53</b>	135h	R/W									80h
<b>DC54</b>	136h	R/W									80h
<b>DC55</b>	137h	R/W									80h
<b>DC56</b>	138h	R/W									80h
<b>DC57</b>	139h	R/W									80h
<b>DC58</b>	13Ah	R/W									80h
<b>DC59</b>	13Bh	R/W									80h
<b>DC60</b>	13Ch	R/W									80h
<b>DC61</b>	13Dh	R/W									80h
<b>DC62</b>	13Eh	R/W									80h
<b>DC63</b>	13Fh	R/W									80h
<b>DC64</b>	140h	R/W									80h
<b>DC65</b>	141h	R/W									80h
<b>DC66</b>	142h	R/W									80h
<b>DC67</b>	143h	R/W									80h
<b>DC68</b>	144h	R/W									80h
<b>DC69</b>	145h	R/W									80h
<b>DC70</b>	146h	R/W									80h
<b>DC71</b>	147h	R/W									80h
<b>DC72</b>	148h	R/W									80h
<b>DC73</b>	149h	R/W									80h
<b>DC74</b>	14Ah	R/W									80h
<b>DC75</b>	14Bh	R/W									80h
<b>DC76</b>	14Ch	R/W									80h
<b>DC77</b>	14Dh	R/W									80h
<b>DC78</b>	14Eh	R/W									80h
<b>DC79</b>	14Fh	R/W									80h
<b>DC80</b>	150h	R/W									80h
<b>DC81</b>	151h	R/W									80h
<b>DC82</b>	152h	R/W									80h
<b>DC83</b>	153h	R/W									80h
<b>DC84</b>	154h	R/W									80h

Register Acronym	Address	Type	D7	D6	D5	D4	D3	D2	D1	D0	Default
<b>DC85</b>	155h	R/W	LED dot current setting for Dot L4-CS13								80h
<b>DC86</b>	156h	R/W	LED dot current setting for Dot L4-CS14								80h
<b>DC87</b>	157h	R/W	LED dot current setting for Dot L4-CS15								80h
<b>DC88</b>	158h	R/W	LED dot current setting for Dot L4-CS16								80h
<b>DC89</b>	159h	R/W	LED dot current setting for Dot L4-CS17								80h
<b>DC90</b>	15Ah	R/W	LED dot current setting for Dot L5-CS0								80h
<b>DC91</b>	15Bh	R/W	LED dot current setting for Dot L5-CS1								80h
<b>DC92</b>	15Ch	R/W	LED dot current setting for Dot L5-CS2								80h
<b>DC93</b>	15Dh	R/W	LED dot current setting for Dot L5-CS3								80h
<b>DC94</b>	15Eh	R/W	LED dot current setting for Dot L5-CS4								80h
<b>DC95</b>	15Fh	R/W	LED dot current setting for Dot L5-CS5								80h
<b>DC96</b>	160h	R/W	LED dot current setting for Dot L5-CS6								80h
<b>DC97</b>	161h	R/W	LED dot current setting for Dot L5-CS7								80h
<b>DC98</b>	162h	R/W	LED dot current setting for Dot L5-CS8								80h
<b>DC99</b>	163h	R/W	LED dot current setting for Dot L5-CS9								80h
<b>DC100</b>	164h	R/W	LED dot current setting for Dot L5-CS10								80h
<b>DC101</b>	165h	R/W	LED dot current setting for Dot L5-CS11								80h
<b>DC102</b>	166h	R/W	LED dot current setting for Dot L5-CS12								80h
<b>DC103</b>	167h	R/W	LED dot current setting for Dot L5-CS13								80h
<b>DC104</b>	168h	R/W	LED dot current setting for Dot L5-CS14								80h
<b>DC105</b>	169h	R/W	LED dot current setting for Dot L5-CS15								80h
<b>DC106</b>	16Ah	R/W	LED dot current setting for Dot L5-CS16								80h
<b>DC107</b>	16Bh	R/W	LED dot current setting for Dot L5-CS17								80h
<b>pwm_bri0</b>	200h	R/W	8-bits PWM for Dot L0-CS0 OR 16-bits PWM lower 8 bits [7:0] for Dot L0-CS0								00h
<b>pwm_bri1</b>	201h	R/W	8-bits PWM for Dot L0-CS1 OR 16-bits PWM higher 8 bits [15:8] for Dot L0-CS0								00h
<b>pwm_bri2</b>	202h	R/W	8-bits PWM for Dot L0-CS2 OR 16-bits PWM lower 8 bits [7:0] for Dot L0-CS1								00h
<b>pwm_bri3</b>	203h	R/W	8-bits PWM for Dot L0-CS3 OR 16-bits PWM higher 8 bits [15:8] for Dot L0-CS1								00h
<b>pwm_bri4</b>	204h	R/W	8-bits PWM for Dot L0-CS4 OR 16-bits PWM lower 8 bits [7:0] for Dot L0-CS2								00h
<b>pwm_bri5</b>	205h	R/W	8-bits PWM for Dot L0-CS5 OR 16-bits PWM higher 8 bits [15:8] for Dot L0-CS2								00h
<b>pwm_bri6</b>	206h	R/W	8-bits PWM for Dot L0-CS6 OR 16-bits PWM lower 8 bits [7:0] for Dot L0-CS3								00h
<b>pwm_bri7</b>	207h	R/W	8-bits PWM for Dot L0-CS7 OR 16-bits PWM higher 8 bits [15:8] for Dot L0-CS3								00h
<b>pwm_bri8</b>	208h	R/W	8-bits PWM for Dot L0-CS8 OR 16-bits PWM lower 8 bits [7:0] for Dot L0-CS4								00h
<b>pwm_bri9</b>	209h	R/W	8-bits PWM for Dot L0-CS9 OR 16-bits PWM higher 8 bits [15:8] for Dot L0-CS4								00h
<b>pwm_bri10</b>	20Ah	R/W	8-bits PWM for Dot L0-CS10 OR 16-bits PWM lower 8 bits [7:0] for Dot L0-CS5								00h
<b>pwm_bri11</b>	20Bh	R/W	8-bits PWM for Dot L0-CS11 OR 16-bits PWM higher 8 bits [15:8] for Dot L0-CS5								00h
<b>pwm_bri12</b>	20Ch	R/W	8-bits PWM for Dot L0-CS12 OR 16-bits PWM lower 8 bits [7:0] for Dot L0-CS6								00h
<b>pwm_bri13</b>	20Dh	R/W	8-bits PWM for Dot L0-CS13 OR 16-bits PWM higher 8 bits [15:8] for Dot L0-CS6								00h
<b>pwm_bri14</b>	20Eh	R/W	8-bits PWM for Dot L0-CS14 OR 16-bits PWM lower 8 bits [7:0] for Dot L0-CS7								00h
<b>pwm_bri15</b>	20Fh	R/W	8-bits PWM for Dot L0-CS15 OR 16-bits PWM higher 8 bits [15:8] for Dot L0-CS7								00h
<b>pwm_bri16</b>	210h	R/W	8-bits PWM for Dot L0-CS16 OR 16-bits PWM lower 8 bits [7:0] for Dot L0-CS8								00h
<b>pwm_bri17</b>	211h	R/W	8-bits PWM for Dot L0-CS17 OR 16-bits PWM higher 8 bits [15:8] for Dot L0-CS8								00h
<b>pwm_bri18</b>	212h	R/W	8-bits PWM for Dot L1-CS0 OR 16-bits PWM lower 8 bits [7:0] for Dot L0-CS9								00h
<b>pwm_bri19</b>	213h	R/W	8-bits PWM for Dot L1-CS1 OR 16-bits PWM higher 8 bits [15:8] for Dot L0-CS9								00h
<b>pwm_bri20</b>	214h	R/W	8-bits PWM for Dot L1-CS2 OR 16-bits PWM lower 8 bits [7:0] for Dot L0-CS10								00h
<b>pwm_bri21</b>	215h	R/W	8-bits PWM for Dot L1-CS3 OR 16-bits PWM higher 8 bits [15:8] for Dot L0-CS10								00h

Register Acronym	Address	Type	D7	D6	D5	D4	D3	D2	D1	D0	Default
pwm_bri22	216h	R/W									00h
pwm_bri23	217h	R/W									00h
pwm_bri24	218h	R/W									00h
pwm_bri25	219h	R/W									00h
pwm_bri26	21Ah	R/W									00h
pwm_bri27	21Bh	R/W									00h
pwm_bri28	21Ch	R/W									00h
pwm_bri29	21Dh	R/W									00h
pwm_bri30	21Eh	R/W									00h
pwm_bri31	21Fh	R/W									00h
pwm_bri32	220h	R/W									00h
pwm_bri33	221h	R/W									00h
pwm_bri34	222h	R/W									00h
pwm_bri35	223h	R/W									00h
pwm_bri36	224h	R/W									00h
pwm_bri37	225h	R/W									00h
pwm_bri38	226h	R/W									00h
pwm_bri39	227h	R/W									00h
pwm_bri40	228h	R/W									00h
pwm_bri41	229h	R/W									00h
pwm_bri42	22Ah	R/W									00h
pwm_bri43	22Bh	R/W									00h
pwm_bri44	22Ch	R/W									00h
pwm_bri45	22Dh	R/W									00h
pwm_bri46	22Eh	R/W									00h
pwm_bri47	22Fh	R/W									00h
pwm_bri48	230h	R/W									00h
pwm_bri49	231h	R/W									00h
pwm_bri50	232h	R/W									00h
pwm_bri51	233h	R/W									00h
pwm_bri52	234h	R/W									00h
pwm_bri53	235h	R/W									00h
pwm_bri54	236h	R/W									00h
pwm_bri55	237h	R/W									00h
pwm_bri56	238h	R/W									00h
pwm_bri57	239h	R/W									00h
pwm_bri58	23Ah	R/W									00h
pwm_bri59	23Bh	R/W									00h
pwm_bri60	23Ch	R/W									00h
pwm_bri61	23Dh	R/W									00h
pwm_bri62	23Eh	R/W									00h
pwm_bri63	23Fh	R/W									00h
pwm_bri64	240h	R/W									00h
pwm_bri65	241h	R/W									00h
pwm_bri66	242h	R/W									00h

Register Acronym	Address	Type	D7	D6	D5	D4	D3	D2	D1	D0	Default
<b>pwm_bri67</b>	243h	R/W									00h
<b>pwm_bri68</b>	244h	R/W									00h
<b>pwm_bri69</b>	245h	R/W									00h
<b>pwm_bri70</b>	246h	R/W									00h
<b>pwm_bri71</b>	247h	R/W									00h
<b>pwm_bri72</b>	248h	R/W									00h
<b>pwm_bri73</b>	249h	R/W									00h
<b>pwm_bri74</b>	24Ah	R/W									00h
<b>pwm_bri75</b>	24Bh	R/W									00h
<b>pwm_bri76</b>	24Ch	R/W									00h
<b>pwm_bri77</b>	24Dh	R/W									00h
<b>pwm_bri78</b>	24Eh	R/W									00h
<b>pwm_bri79</b>	24Fh	R/W									00h
<b>pwm_bri80</b>	250h	R/W									00h
<b>pwm_bri81</b>	251h	R/W									00h
<b>pwm_bri82</b>	252h	R/W									00h
<b>pwm_bri83</b>	253h	R/W									00h
<b>pwm_bri84</b>	254h	R/W									00h
<b>pwm_bri85</b>	255h	R/W									00h
<b>pwm_bri86</b>	256h	R/W									00h
<b>pwm_bri87</b>	257h	R/W									00h
<b>pwm_bri88</b>	258h	R/W									00h
<b>pwm_bri89</b>	259h	R/W									00h
<b>pwm_bri90</b>	25Ah	R/W									00h
<b>pwm_bri91</b>	25Bh	R/W									00h
<b>pwm_bri92</b>	25Ch	R/W									00h
<b>pwm_bri93</b>	25Dh	R/W									00h
<b>pwm_bri94</b>	25Eh	R/W									00h
<b>pwm_bri95</b>	25Fh	R/W									00h
<b>pwm_bri96</b>	260h	R/W									00h
<b>pwm_bri97</b>	261h	R/W									00h
<b>pwm_bri98</b>	262h	R/W									00h
<b>pwm_bri99</b>	263h	R/W									00h
<b>pwm_bri100</b>	264h	R/W									00h
<b>pwm_bri101</b>	265h	R/W									00h
<b>pwm_bri102</b>	266h	R/W									00h
<b>pwm_bri103</b>	267h	R/W									00h
<b>pwm_bri104</b>	268h	R/W									00h
<b>pwm_bri105</b>	269h	R/W									00h
<b>pwm_bri106</b>	26Ah	R/W									00h
<b>pwm_bri107</b>	26Bh	R/W									00h
<b>pwm_bri108</b>	26Ch	R/W									00h
<b>pwm_bri109</b>	26Dh	R/W									00h
<b>pwm_bri110</b>	26Eh	R/W									00h
<b>pwm_bri111</b>	26Fh	R/W									00h

Register Acronym	Address	Type	D7	D6	D5	D4	D3	D2	D1	D0	Default
pwm_bri112	270h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L3-CS2								00h
pwm_bri113	271h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L3-CS2								00h
pwm_bri114	272h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L3-CS3								00h
pwm_bri115	273h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L3-CS3								00h
pwm_bri116	274h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L3-CS4								00h
pwm_bri117	275h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L3-CS4								00h
pwm_bri118	276h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L3-CS5								00h
pwm_bri119	277h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L3-CS5								00h
pwm_bri120	278h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L3-CS6								00h
pwm_bri121	279h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L3-CS6								00h
pwm_bri122	27Ah	R/W	16-bits PWM lower 8 bits [7:0] for Dot L3-CS7								00h
pwm_bri123	27Bh	R/W	16-bits PWM higher 8 bits [15:8] for Dot L3-CS7								00h
pwm_bri124	27Ch	R/W	16-bits PWM lower 8 bits [7:0] for Dot L3-CS8								00h
pwm_bri125	27Dh	R/W	16-bits PWM higher 8 bits [15:8] for Dot L3-CS8								00h
pwm_bri126	27Eh	R/W	16-bits PWM lower 8 bits [7:0] for Dot L3-CS9								00h
pwm_bri127	27Fh	R/W	16-bits PWM higher 8 bits [15:8] for Dot L3-CS9								00h
pwm_bri128	280h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L3-CS10								00h
pwm_bri129	281h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L3-CS10								00h
pwm_bri130	282h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L3-CS11								00h
pwm_bri131	283h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L3-CS11								00h
pwm_bri132	284h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L3-CS12								00h
pwm_bri133	285h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L3-CS12								00h
pwm_bri134	286h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L3-CS13								00h
pwm_bri135	287h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L3-CS13								00h
pwm_bri136	288h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L3-CS14								00h
pwm_bri137	289h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L3-CS14								00h
pwm_bri138	28Ah	R/W	16-bits PWM lower 8 bits [7:0] for Dot L3-CS15								00h
pwm_bri139	28Bh	R/W	16-bits PWM higher 8 bits [15:8] for Dot L3-CS15								00h
pwm_bri140	28Ch	R/W	16-bits PWM lower 8 bits [7:0] for Dot L3-CS16								00h
pwm_bri141	28Dh	R/W	16-bits PWM higher 8 bits [15:8] for Dot L3-CS16								00h
pwm_bri142	28Eh	R/W	16-bits PWM lower 8 bits [7:0] for Dot L3-CS17								00h
pwm_bri143	28Fh	R/W	16-bits PWM higher 8 bits [15:8] for Dot L3-CS17								00h
pwm_bri144	290h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L4-CS0								00h
pwm_bri145	291h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L4-CS0								00h
pwm_bri146	292h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L4-CS1								00h
pwm_bri147	293h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L4-CS1								00h
pwm_bri148	294h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L4-CS2								00h
pwm_bri149	295h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L4-CS2								00h
pwm_bri150	296h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L4-CS3								00h
pwm_bri151	297h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L4-CS3								00h
pwm_bri152	298h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L4-CS4								00h
pwm_bri153	299h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L4-CS4								00h
pwm_bri154	29Ah	R/W	16-bits PWM lower 8 bits [7:0] for Dot L4-CS5								00h
pwm_bri155	29Bh	R/W	16-bits PWM higher 8 bits [15:8] for Dot L4-CS5								00h
pwm_bri156	29Ch	R/W	16-bits PWM lower 8 bits [7:0] for Dot L4-CS6								00h

Register Acronym	Address	Type	D7	D6	D5	D4	D3	D2	D1	D0	Default
pwm_bri157	29Dh	R/W	16-bits PWM higher 8 bits [15:8] for Dot L4-CS6							00h	
pwm_bri158	29Eh	R/W	16-bits PWM lower 8 bits [7:0] for Dot L4-CS7							00h	
pwm_bri159	29Fh	R/W	16-bits PWM higher 8 bits [15:8] for Dot L4-CS7							00h	
pwm_bri160	2A0h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L4-CS8							00h	
pwm_bri161	2A1h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L4-CS8							00h	
pwm_bri162	2A2h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L4-CS9							00h	
pwm_bri163	2A3h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L4-CS9							00h	
pwm_bri164	2A4h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L4-CS10							00h	
pwm_bri165	2A5h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L4-CS10							00h	
pwm_bri166	2A6h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L4-CS11							00h	
pwm_bri167	2A7h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L4-CS11							00h	
pwm_bri168	2A8h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L4-CS12							00h	
pwm_bri169	2A9h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L4-CS12							00h	
pwm_bri170	2AAh	R/W	16-bits PWM lower 8 bits [7:0] for Dot L4-CS13							00h	
pwm_bri171	2ABh	R/W	16-bits PWM higher 8 bits [15:8] for Dot L4-CS13							00h	
pwm_bri172	2ACh	R/W	16-bits PWM lower 8 bits [7:0] for Dot L4-CS14							00h	
pwm_bri173	2ADh	R/W	16-bits PWM higher 8 bits [15:8] for Dot L4-CS14							00h	
pwm_bri174	2AEh	R/W	16-bits PWM lower 8 bits [7:0] for Dot L4-CS15							00h	
pwm_bri175	2AFh	R/W	16-bits PWM higher 8 bits [15:8] for Dot L4-CS15							00h	
pwm_bri176	2B0h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L4-CS16							00h	
pwm_bri177	2B1h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L4-CS16							00h	
pwm_bri178	2B2h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L4-CS17							00h	
pwm_bri179	2B3h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L4-CS17							00h	
pwm_bri180	2B4h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L5-CS0							00h	
pwm_bri181	2B5h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L5-CS0							00h	
pwm_bri182	2B6h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L5-CS1							00h	
pwm_bri183	2B7h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L5-CS1							00h	
pwm_bri184	2B8h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L5-CS2							00h	
pwm_bri185	2B9h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L5-CS2							00h	
pwm_bri186	2BAh	R/W	16-bits PWM lower 8 bits [7:0] for Dot L5-CS3							00h	
pwm_bri187	2BBh	R/W	16-bits PWM higher 8 bits [15:8] for Dot L5-CS3							00h	
pwm_bri188	2BCh	R/W	16-bits PWM lower 8 bits [7:0] for Dot L5-CS4							00h	
pwm_bri189	2BDh	R/W	16-bits PWM higher 8 bits [15:8] for Dot L5-CS4							00h	
pwm_bri190	2BEh	R/W	16-bits PWM lower 8 bits [7:0] for Dot L5-CS5							00h	
pwm_bri191	2BFh	R/W	16-bits PWM higher 8 bits [15:8] for Dot L5-CS5							00h	
pwm_bri192	2C0h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L5-CS6							00h	
pwm_bri193	2C1h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L5-CS6							00h	
pwm_bri194	2C2h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L5-CS7							00h	
pwm_bri195	2C3h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L5-CS7							00h	
pwm_bri196	2C4h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L5-CS8							00h	
pwm_bri197	2C5h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L5-CS8							00h	
pwm_bri198	2C6h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L5-CS9							00h	
pwm_bri199	2C7h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L5-CS9							00h	
pwm_bri200	2C8h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L5-CS10							00h	
pwm_bri201	2C9h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L5-CS10							00h	

Register Acronym	Address	Type	D7	D6	D5	D4	D3	D2	D1	D0	Default
<b>pwm_bri202</b>	2CAh	R/W	16-bits PWM lower 8 bits [7:0] for Dot L5-CS11								00h
<b>pwm_bri203</b>	2CBh	R/W	16-bits PWM higher 8 bits [15:8] for Dot L5-CS11								00h
<b>pwm_bri204</b>	2CCh	R/W	16-bits PWM lower 8 bits [7:0] for Dot L5-CS12								00h
<b>pwm_bri205</b>	2CDh	R/W	16-bits PWM higher 8 bits [15:8] for Dot L5-CS12								00h
<b>pwm_bri206</b>	2CEh	R/W	16-bits PWM lower 8 bits [7:0] for Dot L5-CS13								00h
<b>pwm_bri207</b>	2CFh	R/W	16-bits PWM higher 8 bits [15:8] for Dot L5-CS13								00h
<b>pwm_bri208</b>	2D0h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L5-CS14								00h
<b>pwm_bri209</b>	2D1h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L5-CS14								00h
<b>pwm_bri210</b>	2D2h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L5-CS15								00h
<b>pwm_bri211</b>	2D3h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L5-CS15								00h
<b>pwm_bri212</b>	2D4h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L5-CS16								00h
<b>pwm_bri213</b>	2D5h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L5-CS16								00h
<b>pwm_bri214</b>	2D6h	R/W	16-bits PWM lower 8 bits [7:0] for Dot L5-CS17								00h
<b>pwm_bri215</b>	2D7h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L5-CS17								00h

## 8 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The LP5866T integrates 18 constant current sinks with 6 switching FETs and one LP5866T can drive up to 108 LED dots or 36 RGB pixels and achieve great dimming effect. In smart home, gaming keyboards, and other human-machine interaction applications, the device can greatly improve user experience with small amount of components.

### 8.2 Typical Application

#### 8.2.1 Application

Figure 8-1 shows an example of typical application, which uses one LP5866T to drive 66 common-anode RGB LEDs through I<sup>2</sup>C communication.




Figure 8-1. Typical Application - LP5866T Driving 36 RGB LEDs (108 LED Dots)

### 8.2.2 Design Requirements

Table 8-1. Design Parameters

PARAMETER	VALUE
VCC / VIO	3.3V
VLED	5V
RGB LED count	36
Scan number	6
Interface	I <sup>2</sup> C
LED maximum average current (red, green, blue)	16.67mA, 15mA, 13.33mA
LED maximum peak current (red, green, blue)	100mA, 90mA, 80mA

### 8.2.3 Detailed Design Procedure

LP5866T requires an external capacitor  $C_{V\text{CAP}}$ , whose value is  $1\mu\text{F}$  connected from  $V_{\text{CAP}}$  to GND for proper operation of internal LDO. The device must be placed as close to the device as possible.

TI recommends that  $1\text{-}\mu\text{F}$  capacitors be placed between VCC / VLED with GND, and a  $1\text{nF}$  capacitor placed between VIO with GND. Place the capacitors as close to the device as possible.

Pull-up resistors  $R_{\text{pull-up}}$  are requirement for SCL and SDA when using I<sup>2</sup>C as communication method. In typical applications, TI recommends  $1.8\text{k}\Omega$  to  $4.7\text{k}\Omega$  resistors.

To decrease thermal dissipation from device to ambient, resistors  $R_{\text{CS}}$  can optionally be placed in serial with the LED. Voltage drop on these resistors must left enough margins for VSAT to ensure the device works normally.

#### 8.2.3.1 Program Procedure

When selecting data refresh Mode 1, outputs are refreshed instantly after data is received.

When selecting data refresh Mode 2/3, VSYNC signal is required for synchronized display. Programming flow is showed as Figure 8-2. To display full pixel of last frame, VSYNC pulse must be sent to the device after the end of last PWM. Time between two pulses  $t_{\text{SYNC}}$  must be larger than the whole PWM time of all Dots  $t_{\text{frame}}$ . Common selection like 60Hz, 90Hz, 120Hz or even higher refresh frequency can be supported. High pulse width longer than  $t_{\text{SYNC\_H}}$  is required at the beginning of each VSYNC frame, and data must not be write to PWM registers during high pulse width.






Figure 8-2. Program Procedure

#### 8.2.4 Application Performance Plots

The following figures show the application performance plots.




**Figure 8-3. Scan Lines and Current Sinks**  
Waveforms of SW0, SW1, CS0, CS1




PWM frequency = 62.5kHz

**Figure 8-4. Scan Lines and Current Sinks**  
Waveforms of SW0, SW1, CS0, CS1




PWM frequency = 125kHz

**Figure 8-5. Scan Lines and Current Sinks**  
Waveforms of SW0, SW1, CS0, CS1




Switch blank time  $t_{SW\_BLK} = 0.5\mu\text{s}$

**Figure 8-6. Scan Lines Switching Waveforms of**  
SW0, SW1, SW2




Switch blank time  $t_{SW\_BLK} = 1\mu\text{s}$

**Figure 8-7. Scan Lines Switching Waveforms of**  
SW0, SW1, SW2



PWM\_Phase\_Shift = 0h

**Figure 8-8. PWM Phase Shift Disabled**



PWM Phase Shift = 1h

**Figure 8-9. PWM Phase Shift Enabled**

### 8.3 Power Supply Recommendations

### ***8.3.1 VDD Input Supply Recommendations***

LP5866T is designed to operate from a 2.7V to 5.5V VDD voltage supply. This input supply must be well regulated and be able to provide the peak current required by the LED matrix. The resistance of the VDD supply rail must be low enough such that the input current transient does not cause the LP5866T VDD supply voltage to drop below the maximum POR voltage.

### ***8.3.2 VLED Input Supply Recommendations***

LP5866T is designed to operate with a 2.7V to 5.5V VLED voltage supply. The VLED supply must be well regulated and able to provide the peak current required by the LED configuration without voltage drop, under load transients like start-up or rapid brightness change. The resistance of the input supply rail must be low enough so that the input current transient does not cause the VLED supply voltage to drop below LED  $V_f$  + VSAT voltage.

### ***8.3.3 VIO Input Supply Recommendations***

LP5866T is designed to operate with a 1.65V to 5.5V VIO\_EN voltage supply. The VIO\_EN supply must be well regulated and able to provide the peak current required by the LED configuration without voltage drop under load transients like start-up or rapid brightness change.

## 8.4 Layout

### **8.4.1 Layout Guidelines**

Below guidelines for layout design can help to get a better on-board performance.

- The decoupling capacitors  $C_{VCC}$  and  $C_{VLED}$  for power supply must be close to the chip to have minimized the impact of high-frequency noise and ripple from power.  $C_{VCAP}$  for internal LDO must be put as close to chip as possible. GND plane connections to  $C_{VLED}$  and GND pins must be on TOP layer copper with multiple vias connecting to system ground plane.  $C_{VIO}$  for internal enable block also must be put as close to chip as possible.
- The exposed thermal pad must be well soldered to the board, which can have better mechanical reliability. This action can optimize heat transfer so that increasing thermal performance. The AGND pin must be connected to thermal pad and system ground.
- The major heat flow path from the package to the ambient is through copper on the PCB. Several methods can help thermal performance. Below exposed thermal pad of the device, putting much vias through the PCB to other ground layer can dissipate more heat. Maximizing the copper coverage on the PCB can increase the thermal conductivity of the board.
- Low inductive and resistive path of switch load loop can help to provide a high slew rate. Therefore, path of VLED – SWx must be short and wide and avoid parallel wiring and narrow trace. Transient current in SWx pins is much larger than CSy pins, so that trace for SWx must be wider than CSy.

#### 8.4.2 Layout Example




Figure 8-10. LP5866T Layout Example

## 9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.2 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<u>Changes from Revision A (August 2023) to Revision B (November 2023)</u>	<u>Page</u>
--	-------------

<u>Changes from Revision * (May 2023) to Revision A (August 2023)</u>	<u>Page</u>
---	-------------

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LP5866TMRKPR	Active	Production	VQFN (RKP)   40	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	5866TM
LP5866TMRKPR.A	Active	Production	VQFN (RKP)   40	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	5866TM
LP5866TRKPR	Active	Production	VQFN (RKP)   40	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LP5866T
LP5866TRKPR.A	Active	Production	VQFN (RKP)   40	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LP5866T

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**TAPE AND REEL INFORMATION**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP5866TMRKPR	VQFN	RKP	40	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
LP5866TRKPR	VQFN	RKP	40	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP5866TMRKPR	VQFN	RKP	40	3000	367.0	367.0	35.0
LP5866TRKPR	VQFN	RKP	40	3000	367.0	367.0	35.0

## GENERIC PACKAGE VIEW


**RKP 40**

**VQFN - 1 mm max height**

**5 x 5, 0.4 mm pitch**

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.




4229305/A

# PACKAGE OUTLINE

## VQFN - 1 mm max height

RKP0040B

PLASTIC QUAD FLATPACK- NO LEAD



4219083/A 03/2021

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT

RKP0040B

VQFN - 1 mm max height


PLASTIC QUAD FLATPACK- NO LEAD



## LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN

SCALE: 15X



4219083/A 03/2021

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

RKP0040B

PLASTIC QUAD FLATPACK- NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
74% PRINTED COVERAGE BY AREA  
SCALE: 15X

4219083/A 03/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025