- Low Supply Voltage . . . ± 5 V to ± 15 V
- Supply Current . . . 500 μA Typical
- **Zero Supply Current When Shut Down**
- Outputs Can Be Driven ±30 V
- **Output Open When Off (3-State)**
- 10-mA Output Drive
- **Outputs of Several Devices Can Be Connected in Parallel**
- Meets or Exceeds the Requirements of **ANSI EIA/TIA-232-F Specifications**
- Designed to Be Interchangeable With **Linear Technology LT1030**

D OR N PACKAGE (TOP VIEW) V_{CC}-V_{CC+} 13 STROBE IN1 [] 2 OUT1 [] 3 12 N4 ON/OFF 1 4 11 **∏** OUT4 10 NC IN2 **∏** 5 OUT2 **[**] 6 9 N3 GND **∏** 7 8 **∏** OUT3

NC - No internal connection

description

The LT1030C is an EIA/TIA-232-F line driver that operates over a ±5-V to ±15-V supply-voltage range on low supply current. The device can be shut down to zero supply current. Current limiting fully protects the outputs from externally applied voltages of ±30 V. Since the output swings to within 200 mV of the positive supply and to within 1 V of the negative supply, supply-voltage requirements are minimized.

A major advantage of the LT1030C is the high-impedance output state when the device is off or powered down. This feature allows several different drivers on the same bus.

The device can be used as an EIA/TIA-232-F driver, micropower interface, or level translator, among others.

The LT1030C is characterized for operation from 0°C to 70°C.

AVAILABLE OPTIONS

| PACKAGE | | | | | | | | |
|-------------------|--------------------|--|--|--|--|--|--|--|
| SMALL OUTLINE (D) | PLASTIC DIP (N) | | | | | | | |
| LT1030CD | LT1030CN | | | | | | | |


The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram



Terminal Functions

| TERMIN | IAL | DESCRIPTION |
|------------------------------|-------------------|---|
| NAME | NO. | DESCRIPTION |
| GND | 7 | Ground terminal |
| IN1 IN2 IN3 IN4 | 2 5 9 12 | Logic inputs. INx operate properly on TTL or CMOS levels. Output valid from $V_I = V_{CC-} + 2 \text{ V}$ to 15 V. Connect to 5 V when not used. |
| ON/OFF | 4 | ON/OFF shuts down the entire circuit. It cannot be left open. For normally on operation, connect between 5 V and 10 V. If V _{IL} is at or near 0.8 V, significant settling time may be required. |
| OUT1 OUT2 OUT3 OUT4 | 3 6 8 11 | Line driver outputs |
| STROBE | 13 | STROBE forces all outputs low. Drive with 3 V. Strobe terminal input impedance is approximately 2 k Ω to GND. Leave STROBE open when not used. |
| V _{CC+} | 14 | Positive supply |
| VCC- | 1 | Negative supply |



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC+} (see Note 1) | 0 V to 15 V |
|---|---|
| Supply voltage range, V _{CC} | 0 V to –15 V |
| Input voltage range, logic inputs, V _I | V _{CC} to 25 V |
| Input voltage range at ON/OFF, V _I | 0 V to 12 V |
| Output voltage range, V _O (any output) | $V_{CC+} - 30 \text{ V to } V_{CC-} + 30 \text{ V}$ |
| Duration of output short circuit to ±30 V at (or below) 25°C (see Note 2) | Unlimited |
| Package thermal impedance, θ_{JA} (see Note 3): D package | 127°C/W |
| N package | 78°C/W |
| Storage temperature range, T _{stq} | –65°C to 150°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 260°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to GND.
 - 2. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.
 - 3. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

| | MIN | MAX | UNIT |
|---|-----|-----|------|
| Supply voltage, V _{CC+} | 5 | 15 | V |
| Supply voltage, V _{CC} _ | -5 | -15 | V |
| High-level input voltage, VIH (see Note 4) | 2 | 15 | V |
| Low-level input voltage, V _{IL} (see Note 4) | | 0.8 | V |
| Operating free-air temperature, TA | 0 | 70 | °C |

NOTE 4: These VIH and VII specifications apply only for inputs IN1-IN4. For operating levels for ON/OFF, see Figure 2.

electrical characteristics over operating free-air temperature range, $V_{CC\pm}$ = ± 5 V to ± 15 V (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP‡ | MAX | UNIT |
|-------------------|--|--|-----------------------|-----------------------|-----------------------|------|
| V _{OM+} | Maximum positive peak output voltage swing | $I_O = -2 \text{ mA}, T_A = 25^{\circ}\text{C}$ | V _{CC+} -0.3 | V _{CC+} -0.1 | | V |
| V _{OM} – | Maximum negative peak output voltage swing | $I_O = 2 \text{ mA}, T_A = 25^{\circ}\text{C}$ | | V _{CC} _+0.9 | V _{CC} _+1.4 | V |
| lіН | High-level input current | $V_1 \ge 2 \text{ V}, \qquad T_A = 25^{\circ}\text{C}$ | | 2 | 20 | μΑ |
| I _Ι Γ | Low-level input current | $V_{I} \le 0.8 \text{ V}, \qquad T_{A} = 25^{\circ}\text{C}$ | | -10 | -20 | μΑ |
| | Land Chief | V _I = 0 | | -0.1 | -10 | |
| II | Input current, ON/OFF | V _I = 5 V | | 30 | 65 | μΑ |
| IO | Output current | T _A = 25°C | 5 | 12 | | mA |
| IOZ | Off-state output current | $V_O = \pm 15 \text{ V}, T_A = 25^{\circ}\text{C},$ ON/OFF at 0.4 V | | ±2 | ±100 | μΑ |
| Icc | Supply current (all outputs low) | $V_1 \ge at 2.4 V$, $I_0 = 0$ | | 500 | 1000 | μΑ |
| laar m | Off state cumply current | ON/OFF at 0.4 V | | | 10 | |
| ICC(off) | Off-state supply current | ON/OFF at 0.1 V | | 10 | 150 | μΑ |

[‡] All typical values are at $V_{CC\pm} = \pm 12 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



operating characteristics, $V_{CC\pm}$ = ± 5 V to ± 15 V, T_A = $25^{\circ}C$

| PARAMETER | | TEST CONDITIONS | MIN | TYP [†] | MAX | UNIT |
|-----------|------------------|---|-----|------------------|-----|------|
| SR | Driver slew rate | $R_L = 3 \text{ k}\Omega$, $C_L = 51 \text{ pF}$ | 4 | 15 | 30 | V/μs |

[†] All typical values are at $V_{CC\pm} = \pm 12 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

TYPICAL CHARACTERISTICS

MAXIMUM PEAK OUTPUT VOLTAGE OUTPUT CURRENT VCC+ VOM - Maximum Peak Output Voltage - V V_{CC+} -0.2 **Output High** V_{CC+} -0.4 V_{CC}-+1.4 V_{CC}- +1.2 V_{CC}-+1 **Output Low** V_{CC}-+0.8 VCC- +0.6 V_{CC}-+0.4 $V_{CC\pm}$ = ±12 V V_{CC}-+0.2 $T_A = 25^{\circ}C$ VCC-±2 ±3 ±5 0 ±1 IO-Output Current - mA

Figure 1






Figure 2

TYPICAL CHARACTERISTICS





TYPICAL CHARACTERISTICS







TYPICAL CHARACTERISTICS





TYPICAL CHARACTERISTICS





APPLICATION INFORMATION

forward biasing the substrate

As with other bipolar integrated circuits, forward biasing the substrate diode can cause problems. The LT1030C draws high current from V_{CC-} to GND when V_{CC-} is open circuited or pulled above ground. Connecting a diode from V_{CC-} to GND (if possible) prevents the high-current state. Any low-cost diode can be used (see Figure 11).




Figure 11. Connecting a Diode From V_{CC-} to GND

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ | MSL rating/ | Op temp (°C) | Part marking |
|-----------------------|--------|---------------|----------------|-----------------------|------|---------------|---------------------|--------------|--------------|
| | (1) | (2) | | | (3) | Ball material | Peak reflow | | (6) |
| | | | | | | (4) | (5) | | |
| LT1030CD | Active | Production | SOIC (D) 14 | 50 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | LT1030C |
| LT1030CD.A | Active | Production | SOIC (D) 14 | 50 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | LT1030C |
| LT1030CDR | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | LT1030C |
| LT1030CDR.A | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | LT1030C |
| LT1030CN | Active | Production | PDIP (N) 14 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | LT1030CN |
| LT1030CN.A | Active | Production | PDIP (N) 14 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | LT1030CN |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




PACKAGE OPTION ADDENDUM


www.ti.com 11-Nov-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------|------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| LT1030CDR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------|--------------|-----------------|------|------|-------------|------------|-------------|
| LT1030CDR | SOIC | D | 14 | 2500 | 353.0 | 353.0 | 32.0 |

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE




*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| LT1030CD | D | SOIC | 14 | 50 | 506.6 | 8 | 3940 | 4.32 |
| LT1030CD.A | D | SOIC | 14 | 50 | 506.6 | 8 | 3940 | 4.32 |
| LT1030CN | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| LT1030CN.A | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025