- RS-232 Bus-Pin ESD Protection Exceeds ±15 kV Using Human-Body Model (HBM)
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operates at 5-V V_{CC} Supply
- Four Drivers and Five Receivers
- Operates Up To 120 kbit/s
- Low Supply Current in Shutdown Mode . . . 1 μA Typical
- External Capacitors . . . 4 × 0.1 μF
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Applications
 - Battery-Powered Systems, PDAs, Notebooks, Laptops, Palmtop PCs, and Hand-Held Equipment

(TOP VIEW) DOUT3 [28 DOUT4 DOUT1 2 27 | RIN3 DOUT2 3 26 ROUT3 RIN2 4 25 SHDN 24 TEN ROUT2 5 23 | RIN4 DIN2 | 6 DIN1 7 22 ROUT4 ROUT1 ¶8 21 DIN4 RIN1 ¶9 20 DIN3 GND 10 19 ROUT5 V_{CC} ☐ 11 18 RIN5 C1+ 12 17 \ V_ V+ **1** 13 16 C2-C1− ∏ 14 15 C2+

DB OR DW PACKAGE

description/ordering information

The MAX211 device consists of four line drivers, five line receivers, and a dual charge-pump circuit with ± 15 -kV ESD protection pin to pin (serial-port connection pins, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 5-V supply. The devices operate at data signaling rates up to 120 kbit/s and a maximum of 30-V/ μ s driver output slew rate.

The MAX211 has both shutdown (SHDN) and enable control ($\overline{\text{EN}}$). In shutdown mode, the charge pumps are turned off, V+ is pulled down to V_{CC}, V- is pulled to GND, and the transmitter outputs are disabled. This reduces supply current typically to 1 μ A. $\overline{\text{EN}}$ is used to put the receiver outputs into the high-impedance state to allow wired-OR connection of two RS-232 ports. It has no effect on the RS-232 drivers or the charge pumps.

ORDERING INFORMATION

TA	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	0010 (DW)	Tube of 20	MAX211CDW	MANOMA
000 to 7000	SOIC (DW)	Reel of 1000	MAX211CDWR	MAX211C
0°C to 70°C	CCOD (DD)	Tube of 50	MAX211CDB	MAYOMO
	SSOP (DB)	Reel of 2000	MAX211CDBR	MAX211C
	COIC (DW)	Tube of 20	MAX211IDW	MANOMAL
4000 1- 0500	SOIC (DW)	Reel of 1000	MAX211IDWR	MAX211I
–40°C to 85°C	CCOD (DD)	Tube of 50	MAX211IDB	MAX211I
	SSOP (DB)	Reel of 2000	MAX211IDBR	MAXZTII

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD PROTECTION SLLS567E - MAY 2003 - REVISED JANUARY 2004

Function Tables

INPUTS		DDIVED	DECEIVED	DEVICE CTATUS
SHDN	EN	DRIVER	RECEIVER	DEVICE STATUS
L	L	All active	All active	Normal operation
L	Н	All active	Z	Normal operation
Н	X	Z	Z	Shutdown

X = don't care, Z = high impedance

EACH DRIVER

INP	UTS	OUTPUT	DDIVED OTATIO			
DIN	SHDN	DOUT	DRIVER STATUS			
L	L	Н	Name of an author			
Н	L	L	Normal operation			
Х	Н	Z	Powered off			

X = don't care, Z = high impedance


EACH RECEIVER

INP	UTS	OUTPUT	DEOCN/ED OTATUO			
RIN	EN	ROUT	RECEIVER STATUS			
L	L	Н				
Н	L	L	Normal operation			
Х	Н	Z	Powered off			

X = don't care, Z = high impedance



logic diagram (positive logic)



MAX211

5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH \pm 15-kV ESD PROTECTION

SLLS567E - MAY 2003 - REVISED JANUARY 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	0.3 V to 6 V
Positive charge pump voltage range, V+ (see Note 1)	
Negative charge pump voltage range, V- (see Note 1)	0.3 V to –14 V
Input voltage range, V _I : Drivers	0.3 V to V+ + 0.3 V
Receivers	±30 V
Output voltage range, VO: Drivers	V 0.3 V to V+ + 0.3 V
Short-circuit duration: DOUT	Continuous
Package thermal impedance, θ_{JA} (see Notes 2 and 3): DB package	ckage 62°C/W
DW pa	ckage 46°C/W
Operating virtual junction temperature, T _J	150°C
Storage temperature range, T _{Sto}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to network GND.
 - 2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4 and Figure 4)

			MIN	NOM	MAX	UNIT
	Supply voltage		4.5	5	5.5	V
.,	Driver high-level input voltage	igh-level input voltage DIN				.,
VIH	Control high-level input voltage	EN, SHDN	2.4			V
VIL	Driver and control low-level input voltage	DIN, EN, SHDN			8.0	V
.,	Driver and control input voltage	DIN, EN, SHDN	0		5.5	.,
VI	Receiver input voltage		-30		30	V
Τ.		MAX211C	0		70	00
TA	Operating free-air temperature	MAX211I	-40		85	°C

NOTE 4: Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 5 V \pm 0.5 V.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4)

PARAMETER		TEST CONDITIONS		MIN	TYP [‡]	MAX	UNIT
ICC	Supply current	No load,	See Figure 6		14	20	mA
	Shutdown supply current	T _A = 25°C,	See Figure 1		1	10	μΑ

[‡] All typical values are at $V_{CC} = 5$ V, and $T_A = 25$ °C.

NOTE 4: Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 5 V \pm 0.5 V.



DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 4)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT	
Vон	High-level output voltage	DOUT at R _L = $3 \text{ k}\Omega$ to GND		5	9		V	
VOL	Low-level output voltage	DOUT at R _L = $3 \text{ k}\Omega$ to GND		-5	-9		V	
Γ.	Driver high-level input current	$\begin{array}{c} \text{DIN} = \text{V}_{\text{CC}} \\ \hline \text{EN}, \text{SHDN} = \text{V}_{\text{CC}} \end{array}$			15	200	•	
ΙΗ	Control high-level input current				3	10	μΑ	
	Driver low-level input current	DIN = 0 V			-15	-200		
IIL	Control low-level input current	EN, SHDN = 0 V			-3	-10	μΑ	
los‡	Short-circuit output current	V _{CC} = 5.5 V,	V _O = 0 V		±10	±60	mA	
r _O	Output resistance	V _{CC} , V+, and V- = 0 V,	V _O = ±2 V	300		·	Ω	

[†] All typical values are at $V_{CC} = 5$ V, and $T_A = 25$ °C.

NOTE 4: Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 5 V \pm 0.5 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP [†]	MAX	UNIT
	Maximum data rate	C _L = 50 pF to 1000 pF, One DOUT switching,	$R_L = 3 kΩ$ to $7 kΩ$, See Figure 2	120			kbit/s
^t PLH (D)	Propagation delay time, low- to high-level output	C _L = 2500 pF, All drivers loaded,	$R_L = 3 kΩ$, See Figure 2		2		μs
^t PHL (D)	Propagation delay time, high- to low-level output	C _L = 2500 pF, All drivers loaded,	$R_L = 3 kΩ$, See Figure 2		2		μs
tsk(p)	Pulse skew§	C _L = 150 pF to 2500 pF,	R_L = 3 kΩ to 7 kΩ, See Figure 3		300		ns
SR(tr)	Slew rate, transition region (see Figure 2)	C _L = 50 pF to 1000 pF, V _{CC} = 5 V	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$	3	6	30	V/μs

[†] All typical values are at $V_{CC} = 5$ V, and $T_A = 25$ °C.

ESD protection

PIN	TEST CONDITIONS	TYP	UNIT
D _{OUT} , R _{IN}	Human-Body Model	±15	kV

^{\$} Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.

[§] Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device. NOTE 4: Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 5 V \pm 0.5 V.

RECEIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 6)

	PARAMETER	TEST C	CONDITIONS	MIN	TYP†	MAX	UNIT
Vон	High-level output voltage	$I_{OH} = -1 \text{ mA}$		3.5	V _{CC} -0.4V		V
VOL	Low-level output voltage	$I_{OL} = 1.6 \text{ mA}$				0.4	V
V _{IT+}	Positive-going input threshold voltage	$V_{CC} = 5 V$,	T _A = 25°C		1.7	2.4	V
VIT-	Negative-going input threshold voltage	$V_{CC} = 5 V$,	T _A = 25°C	0.8	1.2		V
V _{hys}	Input hysteresis (V _{IT+} – V _{IT} –)			0.2	0.5	1	V
rį	Input resistance	$V_{CC} = 5 V$,	$T_A = 25^{\circ}C$	3	5	7	kΩ
	Output leakage current	$\overline{EN} = V_{CC},$	$0 \leq ROUT \leq V_{CC}$		±0.05	±10	μΑ

 $[\]overline{\dagger}$ All typical values are at V_{CC} = 5 V, and T_A = 25°C.

NOTE 4: Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 5 V \pm 0.5 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4)

	PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
^t PLH (R)	Propagation delay time, low- to high-level output	C _L = 150 pF,	See Figure 4		0.5	10	μs
tPHL (R)	Propagation delay time, high- to low-level output	C _L = 150 pF,	See Figure 4		0.5	10	μs
t _{en}	Output enable time	C _L = 150 pF, See Figure 5	$R_L = 1 \text{ k}\Omega$,		600		ns
^t dis	Output disable time	C _L = 150 pF, See Figure 5	$R_L = 1 k\Omega$,		200		ns
tsk(p)	Pulse skew [‡]	See Figure 3			300	·	ns

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, and T_A = 25°C.



[‡] Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device. NOTE 4: Test conditions are C1–C4 = 0.1 μ F, at V_{CC} = 5 $V \pm 0.5$ V.

PARAMETER MEASUREMENT INFORMATION





Figure 1. Shutdown Current Test Circuit


PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 120 kbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_f \le 10$ ns. $t_f \le 10$ ns.


Figure 2. Driver Slew Rate and Propagation Delay Times



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 120 kbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_f \le 10$ ns.

Figure 3. Driver Pulse Skew




NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, 50% duty cycle, $t_f \le 10$ ns. $t_f \le 10$ ns.

Figure 4. Receiver Propagation Delay Times



PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_L includes probe and jig capacitance.

- B. The pulse generator has the following characteristics: $Z_O = 50 \Omega$, 50% duty cycle, $t_f \le 10$ ns. $t_f \le 10$ ns.
- C. tpLz and tpHz are the same as tdis.
- D. tpzL and tpzH are the same as ten.

Figure 5. Receiver Enable and Disable Times

APPLICATION INFORMATION



†C3 can be connected to V_{CC} or GND.

NOTES: A. Resistor values shown are nominal.

B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

Figure 6. Typical Operating Circuit and Capacitor Values



APPLICATION INFORMATION

capacitor selection

The capacitor type used for C1–C4 is not critical for proper operation. The MAX211 requires 0.1- μ F capacitors, although capacitors up to 10 μ F can be used without harm. Ceramic dielectrics are suggested for the 0.1- μ F capacitors. When using the minimum recommended capacitor values, make sure the capacitance value does not degrade excessively as the operating temperature varies. If in doubt, use capacitors with a larger (e.g., 2×) nominal value. The capacitors' effective series resistance (ESR), which usually rises at low temperatures, influences the amount of ripple on V+ and V–.

Use larger capacitors (up to 10 μ F) to reduce the output impedance at V+ and V-.

Bypass V_{CC} to ground with at least 0.1 μ F. In applications sensitive to power-supply noise generated by the charge pumps, decouple V_{CC} to ground with a capacitor the same size as (or larger than) the charge-pump capacitors (C1–C4).

electrostatic discharge (ESD) protection

Texas Instruments MAX211 devices have standard ESD protection structures incorporated on the pins to protect against electrostatic discharges encountered during assembly and handling. In addition, the RS232 bus pins (driver outputs and receiver inputs) of these devices have an extra level of ESD protection. Advanced ESD structures were designed to successfully protect these bus pins against ESD discharge of ± 15 kV when powered down.

ESD test conditions

ESD testing is stringently performed by TI, based on various conditions and procedures. Please contact TI for a reliability report that documents test setup, methodology, and results.

Human-Body Model

The Human-Body Model (HBM) of ESD testing is shown in Figure 7. Figure 8 shows the current waveform that is generated during a discharge into a low impedance. The model consists of a 100-pF capacitor charged to the ESD voltage of concern and subsequently discharged into the DUT through a 1.5-k Ω resistor.




Figure 7. HBM ESD Test Circuit



APPLICATION INFORMATION




Figure 8. Typical HBM Current Waveform

Machine Model

The Machine Model (MM) ESD test applies to all pins, using a 200-pF capacitor with no discharge resistance. The purpose of the MM test is to simulate possible ESD conditions that can occur during the handling and assembly processes of manufacturing. In this case, ESD protection is required for all pins, not just RS-232 pins. However, after PC board assembly, the MM test no longer is as pertinent to the RS-232 pins.



www.ti.com 19-Mar-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MAX211CDW	NRND	SOIC	DW	28	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX211C	
MAX211CDWR	ACTIVE	SOIC	DW	28	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX211C	Samples
MAX211IDBR	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX211I	Samples
MAX211IDBRG4	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX211I	Samples
MAX211IDW	NRND	SOIC	DW	28	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX211I	
MAX211IDWR	ACTIVE	SOIC	DW	28	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX211I	Samples

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 19-Mar-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MAX211CDWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
MAX211IDBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
MAX211IDWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

www.ti.com 5-Dec-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MAX211CDWR	SOIC	DW	28	1000	350.0	350.0	66.0
MAX211IDBR	SSOP	DB	28	2000	356.0	356.0	35.0
MAX211IDWR	SOIC	DW	28	1000	350.0	350.0	66.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
MAX211CDW	DW	SOIC	28	20	506.98	12.7	4826	6.6
MAX211IDW	DW	SOIC	28	20	506.98	12.7	4826	6.6



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AE.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated