

SBOS638-JUNE 2012

1.1nV/\/Hz NOISE, LOW POWER, PRECISION OPERATIONAL AMPLIFIER

Check for Samples: OPA211-EP

1 FEATURES

- LOW VOLTAGE NOISE: 1.1nV/√Hz at 1kHz
- INPUT VOLTAGE NOISE: 80nV_{PP} (0.1Hz to 10Hz)
- THD+N: -136dB (G = 1, f = 1kHz)
- OFFSET VOLTAGE: 180µV (max)
- OFFSET VOLTAGE DRIFT: 0.35µV/°C (typ)
- LOW SUPPLY CURRENT: 3.6mA/Ch (typ)
- UNITY-GAIN STABLE
- GAIN BANDWIDTH PRODUCT: 80MHz (G = 100) 45MHz (G = 1)
- SLEW RATE: 27V/µs
- 16-BIT SETTLING: 700ns
- WIDE SUPPLY RANGE: ±2.25V to ±18V, +4.5V to +36V
- RAIL-TO-RAIL OUTPUT
- OUTPUT CURRENT: 30mA

2 APPLICATIONS

- PLL LOOP FILTER
- LOW-NOISE, LOW-POWER SIGNAL
 PROCESSING
- 16-BIT ADC DRIVERS
- DAC OUTPUT AMPLIFIERS
- ACTIVE FILTERS
- LOW-NOISE INSTRUMENTATION AMPS
- ULTRASOUND AMPLIFIERS
- PROFESSIONAL AUDIO PREAMPLIFIERS
- LOW-NOISE FREQUENCY SYNTHESIZERS
- INFRARED DETECTOR AMPLIFIERS
- HYDROPHONE AMPLIFIERS
- GEOPHONE AMPLIFIERS
- MEDICAL
- 3 SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS
- CONTROLLED BASELINE
- ONE ASSEMBLY/TEST SITE
- ONE FABRICATION SITE
- AVAILABLE IN MILITARY (-55°C/125°C) TEMPERATURE RANGE (1)
- EXTENDED PRODUCT LIFE CYCLE
- EXTENDED PRODUCT-CHANGE
 NOTIFICATION
- PRODUCT TRACEABILITY
- (1) Additional temperature ranges available contact factory

4 DESCRIPTION

The OPA211 series of precision operational amplifiers achieves very low $1.1 \text{nV}/\sqrt{\text{Hz}}$ noise density with a supply current of only 3.6mA. This series also offers rail-to-rail output swing, which maximizes dynamic range.

The extremely low voltage and low current noise, high speed, and wide output swing of the OPA211 series make these devices an excellent choice as a loop filter amplifier in PLL applications.

In precision data acquisition applications, the OPA211 series of op amps provides 700ns settling time to 16-bit accuracy throughout 10V output swings. This ac performance, combined with only 125 μ V of offset and 0.35 μ V/°C of drift over temperature, makes the OPA211 ideal for driving high-precision 16-bit analog-to-digital converters (ADCs) or buffering the output of high-resolution digital-to-analog converters (DACs).

The OPA211 is specified over a wide dual-power supply range of $\pm 2.25V$ to $\pm 18V$, or for single-supply operation from $\pm 4.5V$ to $\pm 36V$.

The OPA211 is available in a small MSOP-8 package. This op amp is specified from $T_A = -55^{\circ}C$ to +125°C.







www.ti.com



PACKAGE/ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE	ORDERABLE PART NUMBER	PACKAGE MARKING	VID NUMBER
-55°C to 125°C	MSOP-8 - DGK	OPA211MDGKTEP	OBCM	V62/12619-01XE

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.



5 PIN CONFIGURATIONS



- (1) NC denotes no internal connection.
- (2) Shutdown function:
 - Device enabled: $(V-) \le V_{SHUTDOWN} \le (V+) 3V$
 - Device disabled: V_{SHUTDOWN} ≥ (V+) 0.35V



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

5.1 ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range (unless otherwise noted).

			VALUE	UNIT	
Supply Voltage		$V_S = (V\text{+}) - (V\text{-})$	40	V	
Input Voltage			(V–) – 0.5 to (V+) + 0.5	V	
Input Current (Any pin except power-supply pins)			±10	mA	
Output Short-Circu	it ⁽²⁾	Continuous			
Operating Temperating	ature	(T _A)			
Storage Temperate	ure	(T _A)	-65 to +150 °C		
Junction Temperat	ure	(T _J)	200	°C	
ESD Datingo	Human Body Model (HBM)		3000	V	
ESD Railings	Charged Device Model (CDM)		1000	V	

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

(2) Short-circuit to $V_S/2$ (ground in symmetrical dual supply setups), one amplifier per package.



SBOS638-JUNE 2012

6 THERMAL INFORMATION

		OPA211	
	THERMAL METRIC ⁽¹⁾	DGK	UNITS
		8 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	184.9	
θ _{JCtop}	Junction-to-case (top) thermal resistance ⁽³⁾	71.2	
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	104.9	8CAN
Ψ_{JT}	Junction-to-top characterization parameter ⁽⁵⁾	11.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter ⁽⁶⁾	103.4	
θ _{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	N/A	

For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
 The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as

specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



SBOS638 - JUNE 2012

www.ti.com

ELECTRICAL CHARACTERISTICS: $V_s = \pm 2.25V$ to $\pm 18V$ 6.1

BOLDFACE limits apply over the specified temperature range, $T_A = -55^{\circ}C$ to $+125^{\circ}C$. At $T_A = +25^{\circ}C$, $R_L = 10k\Omega$ connected to midsupply, $V_{CM} = V_{OUT} =$ midsupply, unless otherwise noted.

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
Input Offset Voltage	Vos	V _S = ±15V		±20	±100	μV
Over Temperature					±180	μV
Drift	dV _{os} /dT			0.35		µV/°C
vs Power Supply	PSRR	V _S = ±2.25V to ±18V		0.1	0.5	μV/V
Over Temperature					3	μV/V
INPUT BIAS CURRENT						
Input Bias Current	I _B	$V_{CM} = 0V$		±50	±200	nA
Offset Current	I _{os}	$V_{CM} = 0V$		±20	±150	nA
NOISE						
Input Voltage Noise	e _n	f = 0.1Hz to $10Hz$		80		nV _{PP}
Input Voltage Noise Density		f = 10Hz		2		nV/√Hz
		f = 100Hz		1.4		nV/√Hz
		f = 1kHz		1.1		nV/√Hz
Input Current Noise Density	I _n	f = 10Hz		3.2		pA/√Hz
		f = 1kHz		1.7		pA/√Hz
INPUT VOLTAGE RANGE						
Common-Mode Voltage Range	V _{CM}	$V_{S} \ge \pm 5V$	(V–) + 1.8		(V+) – 1.4	v
		$V_{\rm S} < \pm 5V$	(V–) + 2		(V+) – 1.4	v
Common-Mode Rejection Ratio	CMRR	$V_S \geq \pm 5V, (V-) + 2V \leq V_CM \leq (V+) - 2V$	114	120		dB
		$V_{\rm S} < \pm 5 \rm V, ~(V-) + 2 \rm V \leq V_{\rm CM} \leq (\rm V+) - 2 \rm V$	108	120		dB
INPUT IMPEDANCE						
Differential				20k 8		Ω pF
Common-Mode				10 ⁹ 2		Ω pF
OPEN-LOOP GAIN						
Open-Loop Voltage Gain	A _{OL}	$ (V-) + 0.2V \leq V_{\rm O} \leq (V+) - 0.2V, \\ R_{\rm L} = 10 k \Omega $	114	130		dB
	A _{OL}	$ (V-) + 0.6V \leq V_{\rm O} \leq (V+) - 0.6V, \\ R_{\rm L} = 600\Omega $	110	114		dB
Over Temperature	A _{ol}	(V−) + 0.6V ≤ V _o ≤ (V+) − 0.6V, I _o ≤ 15mA	110			dB
	A _{OL}	(V–) + 0.6V ≤ V _o ≤ (V+)–0.6V, 15mA < I _o ≤ 30mA	103			dB
FREQUENCY RESPONSE						
Gain-Bandwidth Product	GBW	G = 100		80		MHz
		G = 1		45		MHz
Slew Rate	SR			27		V/µs
Settling Time, 0.01%	ts	$V_{S} = \pm 15V, G = -1, 10V \text{ Step}, C_{L} = 100 \text{pF}$		400		ns
0.0015% (16-bit)		$V_S = \pm 15V$, $G = -1$, 10V Step, $C_L = 100 pF$		700		ns
Overload Recovery Time		G = -10		500		ns
Total Harmonic Distortion + Noise	THD+N	$\label{eq:G} \begin{array}{l} G=\texttt{+1},f=\texttt{1}kHz,\\ V_O=3V_RMS,R_L=600\Omega \end{array}$		0.000015		%
				-136		dB



SBOS638-JUNE 2012

ELECTRICAL CHARACTERISTICS: $V_s = \pm 2.25V$ to $\pm 18V$ (continued)

BOLDFACE limits apply over the specified temperature range, $T_A = -55^{\circ}C$ to $+125^{\circ}C$.

At $T_A = +25^{\circ}C$, $R_L = 10k\Omega$ connected to midsupply, $V_{CM} = V_{OUT} =$ midsupply, unless otherwise noted.

PARAMETER	PARAMETER CONDITIONS MIN TYP MAX U				UNIT	
ОИТРИТ						
Voltage Output	V _{OUT}	$R_L = 10k\Omega, A_{OL} \ge 114dB$	(V–) + 0.2		(V+) – 0.2	v
		$R_L = 600\Omega, A_{OL} \ge 110 dB$	(V–) + 0.6		(V+) – 0.6	V
		I _o < 15mA, A _{oL} ≥ 110dB	(V–) + 0.6		(V+) – 0.6	v
Short-Circuit Current	I _{SC}			+30/-45		mA
Capacitive Load Drive	C _{LOAD}		See T	ypical Characteri	stics	pF
Open-Loop Output Impedance	Zo	f = 1MHz		5		Ω
SHUTDOWN						
Shutdown Pin Input Voltage ⁽¹⁾		Device disabled (shutdown)	(V+) – 0.35			V
		Device enabled			(V+) – 3	V
Shutdown Pin Leakage Current				1		μA
Turn-On Time ⁽²⁾				2		μs
Turn-Off Time ⁽²⁾				3		μs
Shutdown Current		Shutdown (disabled)		1	20	μΑ
POWER SUPPLY						
Specified Voltage	Vs		±2.25		±18	V
Quiescent Current (per channel)	Ιq	I _{OUT} = 0A		3.6	4.5	mA
Over Temperature					6	mA
TEMPERATURE RANGE						
Operating Range		T _A	-55		+125	°C
Thermal Resistance						
	θ _{JA}			200		°C/W

(1) When disabled, the output assumes a high-impedance state.

(2) See Typical Characteristic curves, Figure 42 through Figure 44.



- A. See datasheet for absolute maximum and minimum recommended operating conditions.
- B. Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).

Figure 1. OPA211-EP Wirebond Life Derating Chart

6



SBOS638 - JUNE 2012

Total Harmonic Distortion + Noise

(dB)





www.ti.com

SBOS638-JUNE 2012

TYPICAL CHARACTERISTICS (continued)

PSRR (dB)

5

At $T_A = +25^{\circ}$ C, $V_S = \pm 18$ V, and $R_L = 10$ k Ω , unless otherwise noted.





















www.ti.com

SBOS638 - JUNE 2012

TYPICAL CHARACTERISTICS (continued)



Figure 24.



SBOS638-JUNE 2012



TYPICAL CHARACTERISTICS (continued)



Figure 30.

Capacitive Load (pF) Figure 31.



SBOS638-JUNE 2012







Figure 43.

Figure 42.



www.ti.com

SBOS638-JUNE 2012





SBOS638 - JUNE 2012

www.ti.com

8 APPLICATION INFORMATION

The OPA211 is a unity-gain stable, precision op amp with very low noise. Applications with noisy or highimpedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1μ F capacitors are adequate. Figure 45 shows a simplified schematic of the OPA211. This die uses a SiGe bipolar process and contains 180 transistors.

8.1 OPERATING VOLTAGE

OPA211 series op amps operate from $\pm 2.25V$ to $\pm 18V$ supplies while maintaining excellent performance. The OPA211 series can operate with as little as $\pm 4.5V$ between the supplies and with up to $\pm 36V$ between the supplies. However, some applications do not require equal positive and

OPERATING VOLTAGE (continued)

negative output voltage swing. With the OPA211 series, power-supply voltages do not need to be equal. For example, the positive supply could be set to +25V with the negative supply at -5V or vice-versa.

The common-mode voltage must be maintained within the specified range. In addition, key parameters are assured over the specified temperature range, $T_A = -55^{\circ}$ C to $+125^{\circ}$ C. Parameters that vary significantly with operating voltage or temperature are shown in the Typical Characteristics.



Figure 45. OPA211 Simplified Schematic



www.ti.com

SBOS638-JUNE 2012

8.2 INPUT PROTECTION

The input terminals of the OPA211 are protected from excessive differential voltage with back-to-back diodes, as shown in Figure 46. In most circuit applications, the input protection circuitry has no consequence. However, in low-gain or G = 1 circuits, fast ramping input signals can forward bias these diodes because the output of the amplifier cannot respond rapidly enough to the input ramp. This effect is illustrated in Figure 33 of the Typical Characteristics. If the input signal is fast enough to create this forward bias condition, the input signal current must be limited to 10mA or less. If the input signal current is not inherently limited, an input series resistor can be used to limit the signal input current. This input series resistor degrades the low-noise performance of the OPA211, and is discussed in the Noise Performance section of this data sheet. Figure 46 shows an example implementing a currentlimiting feedback resistor.



Figure 46. Pulsed Operation

8.3 NOISE PERFORMANCE

Figure 47 shows total circuit noise for varying source impedances with the op amp in a unity-gain configuration (no feedback resistor network, and therefore no additional noise contributions). Two different op amps are shown with total circuit noise calculated. The OPA211 has very low voltage noise, making it ideal for low source impedances (less than $2k\Omega$). A similar precision op amp, the OPA227, has somewhat higher voltage noise but lower current noise. It provides excellent noise performance at moderate source impedance ($10k\Omega$ to $100k\Omega$). Above $100k\Omega$, a FET-input op amp such as the OPA132 (very low current noise) may provide improved performance. The equation in Figure 47 is shown for the calculation of the total circuit noise. Note that $e_n =$ voltage noise, I_n = current noise, R_s = source impedance, k = Boltzmann's constant = 1.38×10^{-23} J/K, and T is temperature in K.

NOISE PERFORMANCE (continued)



Figure 47. Noise Performance of the OPA211 and OPA227 in Unity-Gain Buffer Configuration

8.4 BASIC NOISE CALCULATIONS

Design of low-noise op amp circuits requires careful consideration of a variety of possible noise contributors: noise from the signal source, noise generated in the op amp, and noise from the feedback network resistors. The total noise of the circuit is the root-sum-square combination of all noise components.

The resistive portion of the source impedance produces thermal noise proportional to the square root of the resistance. This function is plotted in Figure 47. The source impedance is usually fixed; consequently, select the op amp and the feedback resistors to minimize the respective contributions to the total noise.

Figure 47 depicts total noise for varying source impedances with the op amp in a unity-gain configuration (no feedback resistor network, and therefore no additional noise contributions). The operational amplifier itself contributes both a voltage noise component and a current noise component. The voltage noise is commonly modeled as a timevarying component of the offset voltage. The current noise is modeled as the time-varying component of the input bias current and reacts with the source resistance to create a voltage component of noise. Therefore, the lowest noise op amp for a given application depends on the source impedance. For low source impedance, current noise is negligible and voltage noise generally dominates. For high source impedance, current noise may dominate.



SBOS638 - JUNE 2012

www.ti.com

BASIC NOISE CALCULATIONS (continued)

Figure 48 illustrates both inverting and noninverting op amp circuit configurations with gain. In circuit configurations with gain, the feedback network resistors also contribute noise. The current noise of the op amp reacts with the feedback resistors to create additional noise components. The feedback resistor values can generally be chosen to make these noise sources negligible. The equations for total noise are shown for both configurations.

8.5 TOTAL HARMONIC DISTORTION MEASUREMENTS

OPA211 series op amps have excellent distortion characteristics. THD + Noise is below 0.0002% (G = +1, $V_{OUT} = 3V_{RMS}$) throughout the audio frequency range, 20Hz to 20kHz, with a 600 Ω load.

The distortion produced by OPA211 series op amps is below the measurement limit of many commercially available distortion analyzers. However, a special test circuit illustrated in Figure 49 can be used to extend the measurement capabilities.

Op amp distortion can be considered an internal error source that can be referred to the input. Figure 49 shows a circuit that causes the op amp distortion to be 101 times greater than that normally produced by the op amp. The addition of R_3 to the otherwise standard noninverting amplifier configuration alters the feedback factor or noise gain of the circuit. The closed-loop gain is unchanged, but the feedback available for error correction is reduced by a factor of

TOTAL HARMONIC DISTORTION MEASUREMENTS (continued)

101, thus extending the resolution by 101. Note that the input signal and load applied to the op amp are the same as with conventional feedback without R_3 . The value of R_3 should be kept small to minimize its effect on the distortion measurements.

Validity of this technique can be verified by duplicating measurements at high gain and/or high frequency where the distortion is within the measurement capability of the test equipment. Measurements for this data sheet were made with an Audio Precision System Two distortion/noise analyzer, which greatly simplifies such repetitive measurements. The measurement technique can, however, be performed with manual distortion measurement instruments.

8.6 SHUTDOWN

The shutdown (enable) function of the OPA211 is referenced to the positive supply voltage of the operational amplifier. A valid high disables the op amp. A valid high is defined as (V+) - 0.35V of the positive supply applied to the shutdown pin. A valid low is defined as (V+) – 3V below the positive supply pin. For example, with V_{CC} at ±15V, the device is enabled at or below 12V. The device is disabled at or above 14.65V. If dual or split power supplies are used, care should be taken to ensure the valid high or valid low input signals are properly referred to the positive supply voltage. This pin must be connected to a valid high or low voltage or driven, and not left open-circuit. The enable and disable times are provided in the Typical Characteristics section (see Figure 42 through Figure 44). When disabled, the output assumes a high-impedance state.



SBOS638 - JUNE 2012



Figure 48. Noise Calculation in Gain Configurations



(1) For measurement bandwidth, see Figure 4, Figure 5, and Figure 6.

Figure 49. Distortion Test Circuit



SBOS638 - JUNE 2012

www.ti.com

8.7 ELECTRICAL OVERSTRESS

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

It is helpful to have a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event. Figure 50 illustrates the ESD circuits contained in the OPA211 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where they meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.

ELECTRICAL OVERSTRESS (continued)

An ESD event produces a short duration, highvoltage pulse that is transformed into a short duration, high-current pulse as it discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent it from being damaged. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more of the amplifier device pins, current flows through one or more of the steering diodes. Depending on the path that the current takes, the absorption device may activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the OPA211 but below the device breakdown voltage level. Once this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit such as that illustrated in Figure 50, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. Should this condition occur, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through steering diode paths and rarely involves the absorption device.



(1) $V_{IN} = +V_S + 500 \text{mV}.$





SBOS638 - JUNE 2012

Figure 50 depicts a specific example where the input voltage, V_{IN} , exceeds the positive supply voltage (+V_S) by 500mV or more. Much of what happens in the circuit depends on the supply characteristics. If +V_S can sink the current, one of the upper input steering diodes conducts and directs current to +V_S. Excessively high current levels can flow with increasingly higher V_{IN}. As a result, the datasheet specifications recommend that applications limit the input current to 10mA.

If the supply is not capable of sinking the current, V_{IN} may begin sourcing current to the operational amplifier, and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings. In extreme but rare cases, the absorption device triggers on while $+V_S$ and $-V_S$ are applied. If this event happens, a direct current path is established between the $+V_S$ and $-V_S$ supplies. The power dissipation of the absorption device is quickly exceeded, and the extreme internal heating destroys the operational amplifier.

Another common question involves what happens to the amplifier if an input signal is applied to the input while the power supplies $+V_S$ and/or $-V_S$ are at 0V. Again, it depends on the supply characteristic while at 0V, or at a level below the input signal amplitude. If the supplies appear as high impedance, then the operational amplifier supply current may be supplied by the input source via the current steering diodes. This state is not a normal bias condition; the amplifier most likely will not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

8.8 THERMAL CONSIDERATIONS

The primary issue with all semiconductor devices is junction temperature (T_J) . The most obvious consideration is assuring that T_J never exceeds the absolute maximum rating specified for the device. However, addressing device thermal dissipation has benefits beyond protecting the device from damage. Even modest increases in junction temperature can decrease op amp performance, and temperature-related errors can accumulate. Understanding the power generated by the device within the specific application and assessing the thermal effects on the error tolerance lead to a better understanding of system performance and thermal dissipation needs.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA211MDGKTEP	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	OBCM	Samples
V62/12619-01XE	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	OBCM	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

OTHER QUALIFIED VERSIONS OF OPA211-EP :

Catalog: OPA211

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA211MDGKTEP	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA211MDGKTEP	VSSOP	DGK	8	250	356.0	356.0	35.0

DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGK0008A

EXAMPLE BOARD LAYOUT

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



DGK0008A

EXAMPLE STENCIL DESIGN

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated