

www.ti.com.. SBOS309D–AUGUST 2004–REVISED AUGUST 2008

Dual, Low-Power, Single-Supply, Wideband OPERATIONAL AMPLIFIER

- **HIGH BANDWIDTH:**
-
- • **FLEXIBLE SUPPLY RANGE: ±1.5V to ±5.5V Dual Supply +3V to +11V Single Supply**
- •
- •**4.82VPP OUTPUT SWING ON +5V SUPPLY**
- •**HIGH SLEW RATE: 500V/**µ**^s**
- **LOW INPUT VOLTAGE NOISE: 9.2nV/√Hz**
- •

APPLICATIONS

- •
- **SINGLE-SUPPLY VIDEO LINE DRIVERS**
- •**CCD IMAGING CHANNELS**
- •**LOW-POWER ULTRASOUND**
- •**PLL INTEGRATORS**
- •**PORTABLE CONSUMER ELECTRONICS**
- •

Single-Supply, Differential, 2nd-Order, 5MHz, Low-Pass Sallen-Key Filter

¹FEATURES DESCRIPTION

 HIGH BANDWIDTH: The OPA2830 is ^a dual, low-power, single-supply, **230MHz (G ⁼ +1), 100MHz (G ⁼ +2)** wideband, voltage-feedback amplifier designed to • LOW SUPPLY CURRENT: 7.8 mA ($V_s = +5V$) operate on a single $+3V$ or $+5V$ supply. Operation on $±5V$ or $+10V$ supplies is also supported. The input range extends below ground and to within 1.8V of the positive supply. Using complementary common-emitter outputs provides an output swing to **INPUT RANGE INCLUDES GROUND ON** within 25mV of ground and +V_S while driving 150Ω. **SINGLE SUPPLY EXECUTE:** The High output drive current (75mA) and low differential gain and phase errors also make it ideal for single-supply consumer video products.

Low distortion operation is ensured by the high gain bandwidth product (100MHz) and slew rate **AVAILABLE IN AN MSOP-8 PACKAGE** (500V/µs), making the OPA2830 an ideal input buffer stage to 3V and 5V CMOS Analog-to-Digital Converters (ADCs). Unlike earlier low-power, **SINGLE-SUPPLY ADC INPUT BUFFERS** single-supply amplifiers, distortion performance improves as the signal swing is decreased. A low 9.2nV/√Hz input voltage noise supports wide dynamic range operation.

The OPA2830 is available in an industry-standard SO-8 package. The OPA2830 is also available in ^a small MSOP-8 package. For fixed-gain and line driver **LOW-POWER ACTIVE FILTERS** applications, consider the OPA2832.

RELATED PRODUCTS

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

[OPA2830](http://focus.ti.com/docs/prod/folders/print/opa2830.html)

SBOS309D–AUGUST 2004–REVISED AUGUST 2008.. **www.ti.com**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

PIN CONFIGURATIONS

ELECTRICAL CHARACTERISTICS: $V_s = \pm 5V$

Boldface limits are tested at **+25C**.

At $T_A = +25^{\circ}C$, G = $+2V/V$, R_F = 750 Ω , and R_L = 150 Ω to GND, unless otherwise noted (see [Figure](#page-21-0) 70).

(1) Junction temperature = ambient for +25°C specifications.
(2) Junction temperature = ambient at low temperature limits Junction temperature = ambient at low temperature limits; junction temperature = ambient +18°C at high temperature limit for over temperature specifications.

(3) Test levels: (A) 100% tested at +25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

(4) Current is considered positive out of pin.

Copyright © 2004–2008, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS309D&partnum=OPA2830) Feedback* 3

SBOS309D–AUGUST 2004–REVISED AUGUST 2008.. **www.ti.com**

ELECTRICAL CHARACTERISTICS: $V_s = \pm 5V$ (continued)

Boldface limits are tested at **+25C**.

At $T_A = +25^{\circ}$ C, G = $+2\frac{V}{V}$, R_F = 750 Ω , and R_L = 150 Ω to GND, unless otherwise noted (see [Figure](#page-21-0) 70).

[OPA2830](http://focus.ti.com/docs/prod/folders/print/opa2830.html)

www.ti.com.. SBOS309D–AUGUST 2004–REVISED AUGUST 2008

ELECTRICAL CHARACTERISTICS: $V_s = +5V$

Boldface limits are tested at **+25°C**.

At $T_A = +25^{\circ}C$, G = $+2V/V$, R_F = 750 Ω , and R_L = 150 Ω to V_S/2, unless otherwise noted (see [Figure](#page-22-0) 72).

(1) Junction temperature ⁼ ambient for +25°C specifications.

(2) Junction temperature = ambient at low temperature limits; junction temperature = ambient +6°C at high temperature limit for over temperature specifications.

(3) Test levels: (A) 100% tested at +25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

(4) Current is considered positive out of pin.

Copyright © 2004–2008, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS309D&partnum=OPA2830) Feedback* 5

SBOS309D–AUGUST 2004–REVISED AUGUST 2008.. **www.ti.com**

ELECTRICAL CHARACTERISTICS: $V_s = +5V$ **(continued)**

Boldface limits are tested at **+25°C**.

At $T_A = +25^{\circ}$ C, G = $+2\sqrt{V}$, R_F = 750 Ω , and R_L = 150 Ω to $V_S/2$, unless otherwise noted (see [Figure](#page-22-0) 72).

ELECTRICAL CHARACTERISTICS: $V_s = +3V$

Boldface limits are tested at **+25C**.

At T_A = +25°C, G = +2V/V, and R_L = 150 Ω to V_S/3, unless otherwise noted (see [Figure](#page-21-0) 71).

(1) Junction temperature ⁼ ambient for +25°C specifications.

(2) Junction temperature ⁼ ambient at low temperature limits; junction temperature ⁼ ambient +20°C at high temperature limit for over temperature specifications.

(3) Test levels: (A) 100% tested at +25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

(4) Current is considered positive out of node.

SBOS309D–AUGUST 2004–REVISED AUGUST 2008.. **www.ti.com**

ELECTRICAL CHARACTERISTICS: $V_s = +3V$ **(continued)**

Boldface limits are tested at **+25C**.

At $T_A = +25^{\circ}C$, G = $+2\frac{V}{V}$, and R_L = 150 Ω to $V_S/3$, unless otherwise noted (see [Figure](#page-21-0) 71).

Texas

INSTRUMENTS

TYPICAL CHARACTERISTICS: $V_s = \pm 5V$ **(continued)**

At T_A = +25°C, G = +2V/V, R_F = 750 Ω , and R_L = 150 Ω to GND, unless otherwise noted (see [Figure](#page-22-0) 72).

TYPICAL CHARACTERISTICS: $V_s = \pm 5V$ (continued)

At T_A = +25°C, G = +2V/V, R_F = 750 Ω , and R_L = 150 Ω to GND, unless otherwise noted (see [Figure](#page-22-0) 72).

TYPICAL CHARACTERISTICS: V^S ⁼ ±5V, Differential Configuration

At T_A = +25°C, R_F = 604Ω (as shown in Figure 17), and R_L = 500Ω, unless otherwise noted.

DIFFERENTIAL SMALL-SIGNAL FREQUENCY RESPONSE

Figure 17. Figure 18.

[OPA2830](http://focus.ti.com/docs/prod/folders/print/opa2830.html)

Texas

NSTRUMENTS

SBOS309D–AUGUST 2004–REVISED AUGUST 2008.. **www.ti.com**

TYPICAL CHARACTERISTICS: V_s **= +5V (continued)**

At T_A = +25°C, G = +2V/V, R_F = 750 Ω , R_L = 150 Ω to V_S/2, and input V_{CM} = 2.5V, unless otherwise noted (see [Figure](#page-21-0) 70).

Texas **INSTRUMENTS**

www.ti.com **www.ticom** and the set of the set

TYPICAL CHARACTERISTICS: V_s **= +5V (continued)**

At $T_A = +25^{\circ}C$, G = $+2V/V$, R_F = 750 Ω , R_L = 150 Ω to V_S/2, and input V_{CM} = 2.5V, unless otherwise noted (see [Figure](#page-21-0) 70).

TYPICAL CHARACTERISTICS: V_s **= +5V (continued)**

At $T_A = +25^{\circ}C$, G = $+2V/V$, R_F = 750 Ω , R_L = 150 Ω to V_S/2, and input V_{CM} = 2.5V, unless otherwise noted (see [Figure](#page-21-0) 70).

www.ti.com.. SBOS309D–AUGUST 2004–REVISED AUGUST 2008

TYPICAL CHARACTERISTICS: V^S ⁼ +5V, Differential Configuration

At T_A = +25°C, R_F = 604Ω, and R_L = 500Ω differential (as shown in Figure 45), unless otherwise noted.

DIFFERENTIAL SMALL-SIGNAL FREQUENCY RESPONSE

Figure 45. Figure 46.

EXAS NSTRUMENTS

Texas **NSTRUMENTS**

www.ti.com **www.ticom** and the set of the set

TYPICAL CHARACTERISTICS: V_s **= +3V (continued)**

At T_A = +25°C, G = +2V/V, and R_L = 150 Ω to V_S/3, unless otherwise noted (see [Figure](#page-21-0) 71).

TYPICAL CHARACTERISTICS: $V_s = +3V$ **(continued)**

At $T_A = +25^{\circ}$ C, G = $+2$ V/V, and R_L = 150 Ω to V_S/3, unless otherwise noted (see [Figure](#page-21-0) 71).

www.ti.com.. SBOS309D–AUGUST 2004–REVISED AUGUST 2008

TYPICAL CHARACTERISTICS: V^S ⁼ +3V, Differential Configuration

At T_A = +25°C, R_F = 604Ω, and R_L = 500Ω differential (as shown in Figure 64), unless otherwise noted.

DIFFERENTIAL SMALL-SIGNAL FREQUENCY RESPONSE

Figure 64. Figure 65.

APPLICATIONS INFORMATION

WIDEBAND VOLTAGE-FEEDBACK

The OPA2830 is ^a unity-gain stable, very high-speed voltage-feedback op amp designed for single-supply operation (+3V to +10V). The input stage supports input voltages below ground and to within 1.7V of the positive supply. The complementary common-emitter output stage provides an output swing to within 25mV of ground and the positive supply. The OPA2830 is compensated to provide stable operation with ^a wide range of resistive loads.

Figure 70 shows the AC-coupled, gain of +2 configuration used for the +5V Specifications and Typical Characteristic Curves. For test purposes, the input impedance is set to 50Ω with ^a resistor to ground. Voltage swings reported in the Electrical Characteristics are taken directly at the input and output pins. For the circuit of Figure 70, the total effective load on the output at high frequencies is 150Ω || 1500Ω. The 1.5kΩ resistors at the noninverting input provide the common-mode bias voltage. Their parallel combination equals the DC resistance at the inverting input (R_F) , reducing the DC output offset due to input bias current.

Figure 70. AC-Coupled, ^G ⁼ +2, +5V Single-Supply *Offset Control* section). In addition to the usual **Specification and Test Circuit**

Figure 71 shows the AC-coupled, gain of $+2$ power-supply pins. In practical PC board layouts, this configuration used for the $+3V$ Specifications and optional capacitor will typically improve the configuration used for the $+3V$ Specifications and Typical Characteristic Curves. Voltage swings 2nd-harmonic distortion performance by 3dB to 6dB. reported in the Electrical Characteristics are taken directly at the input and output pins. For the circuit of Figure 71, the total effective load on the output at

high frequencies is 150Ω || 1500Ω. The 1.13kΩ and $2.\overline{2}6k\Omega$ resistors at the noninverting input provide the common-mode bias voltage. Their parallel **OPERATION** common-mode bias voltage. Their parallel combination equals the DC resistance at the inverting input (R_F) , reducing the DC output offset due to input bias current.

Figure 71. AC-Coupled, G ⁼ +2, +3V Single-Supply Specification and Test Circuit

[Figure](#page-22-0) 72 shows the DC-coupled, gain of +2, dual power-supply circuit configuration used as the basis of the ±5V Electrical Characteristics and Typical Characteristics. For test purposes, the input impedance is set to 50Ω with ^a resistor to ground and the output impedance is set to 150Ω with a series output resistor. Voltage swings reported in the specifications are taken directly at the input and output pins. For the circuit of [Figure](#page-22-0) 72, the total effective load will be 150Ω || 1.5kΩ. Two optional components are included in [Figure](#page-22-0) 72. An additional resistor (348Ω) is included in series with the noninverting input. Combined with the 25Ω DC source resistance looking back towards the signal generator, this gives an input bias current cancelling resistance that matches the 375Ω source resistance seen at the inverting input (see the *DC Accuracy and* power-supply decoupling capacitors to ground, ^a 0.01µF capacitor is included between the two

Figure 72. DC-Coupled, G= +2, Bipolar Supply Specification and Test Circuit

SINGLE-SUPPLY ADC INTERFACE

The ADC interface of Figure 73 shows ^a DC-coupled, single-supply ADC driver circuit. Many systems are now requiring +3V to +5V supply capability of both the ADC and its driver. The OPA2830 provides excellent performance in this demanding application. Its large input and output voltage ranges and low distortion support converters such as the ADS5203 shown in the figure on page 1. The input level-shifting circuitry was designed so that V_{IN} can be between OV and 0.5V, while delivering an output voltage of 1V to 2V for the ADS5203.

Figure 73. DC-Coupled, +3V ADC Driver

www.ti.com **www.ticom** and the set of the set

DC LEVEL-SHIFTING

Figure 74 shows the general form of Figure 73 as ^a DC-coupled noninverting amplifier that level-shifts the input up to accommodate the desired output voltage range. Given the desired signal gain (G), and the amount V_{OUT} needs to be shifted up (ΔV_{OUT}) when V_{IN} is at the center of its range, the following equations give the resistor values that produce the desired performance. Assume that R_4 is between 200Ω and 1.5kΩ.

- NG = G + $V_{\text{OUT}}/V_{\text{S}}$
- $R_1 = R_4/G$
- $R_2 = R_4/(NG G)$
- • $R_3 = R_4/(NG - 1)$

where:

- NG = 1 + R_4/R_3
- $V_{\text{OUT}} = (G)V_{\text{IN}} + (NG G)V_{\text{S}}$

Make sure that V_{IN} and V_{OUT} stay within the specified input and output voltage ranges.

Figure 74. DC Level-Shifting

The circuit of Figure 73 is a good example of this type of application. It was designed to take V_{IN} between 0V and 0.5V and produce V_{OUT} between 1V and 2V when using a $+3V$ supply. This means $G = 2.00$, and $\Delta V_{\text{OUT}} = 1.50V - G$ 10.25V = 1.00V. Plugging these values into the above equations (with $R_4 = 750Ω$) gives: NG = 2.33, R₁ = 375Ω, R₂ = 2.25kΩ, and R₃ = 563Ω. The resistors were changed to the nearest standard values for the circuit of Figure 73.

AC-COUPLED OUTPUT VIDEO LINE DRIVER

Low-power and low-cost video line drivers often buffer digital-to-analog converter (DAC) outputs with ^a gain of 2 into ^a doubly-terminated line. Those interfaces typically require ^a DC blocking capacitor. For ^a simple solution, that interface often has used ^a very large value blocking capacitor (220µF) to limit tilt, or SAG, across the frames. One approach to creating ^a very low high-pass pole location using much lower capacitor values is shown in Figure 76. This circuit gives ^a voltage gain of 2 at the output pin with a high-pass pole at 8Hz. Given the 150Ω load, a simple blocking capacitor approach would require ^a 133µF value. The two much lower valued capacitors give this same low-pass pole using this simple *SAG correction* circuit of Figure 76.

The input is shifted slightly positive in Figure 76 using the voltage divider from the positive supply. This gives about ^a 200mV input DC offset that will show up at the output pin as ^a 400mV DC offset when the DAC output is at zero current during the sync tip portion of the video signal. This acts to hold the output in its linear operating region. This will pass on **Figure 75. Video Line Driver Response to Matched** any power-supply noise to the output with ^a gain of

approximately –20dB, so good supply decoupling is recommended on the power-supply pin. Figure 75 shows the frequency response for the circuit of Figure 76. This plot shows the 8Hz low-frequency high-pass pole and ^a high-end cutoff at approximately 100MHz.

Load

Figure 76. Video Line Driver with SAG Correction

www.ti.com **www.ticom** and the set of the set

NONINVERTING AMPLIFIER WITH REDUCED SINGLE-SUPPLY ACTIVE FILTER PEAKING

Figure 77 shows a noninverting amplifier that reduces supply lends itself well to high-frequency active filter peaking at low gains. The resistor R_C compensates designs. The key additional requirement is to the OPA2830 to have higher Noise Gain (NG), which establish the DC operating point of the signal near reduces the AC response peaking (typically 4dB at the supply midpoint for highest dynamic range. G = +1 without R_C) without changing the DC gain. V_{IN} Figure 78 shows an example design of a 1MHz needs to be a low impedance source, such as an op low-pass Butterworth filter using the Sallen-Key amp. topology.

Figure 77. Compensated Noninverting Amplifier

$$
G_1 = 1 + \frac{R_F}{R_G}
$$

\n
$$
G_2 = 1 + \frac{R_T + \frac{R_F}{G_1}}{R_C}
$$

\n
$$
NG = G_1 \times G_2
$$

A unity-gain buffer can be designed by selecting $R_T = R_F = 20.0\Omega$ and $R_C = 40.2\Omega$ (do not use R_G). This gives ^a noise gain of 2, so the response will be similar to the Characteristics Plots with $G = +2$ giving less peaking.

The OPA2830 operating on ^a single +3V or +5V low-pass Butterworth filter using the Sallen-Key

Both the input signal and the gain setting resistor are AC-coupled using 0.1µF blocking capacitors (actually giving bandpass response with the low-frequency pole set to 32kHz for the component values shown). This allows the midpoint bias formed by the two 1.87kΩ resistors to appear at both the input and output pins. The midband signal gain is set to +4 (12dB) in this case. The capacitor to ground on the noninverting input is intentionally designed at ^a higher value to dominate input parasitic terms. At ^a gain of +4, the OPA2830 on ^a single supply will show 30MHz small- and large-signal bandwidth. The filter resistor values have been slightly adjusted to account for this limited bandwidth in the amplifier stage. Tests of this circuit show ^a precise 1MHz, –3dB point with ^a The Noise Gain can be calculated as follows: maximally-flat passband (above the 32kHz AC-coupling corner), and ^a maximum stop band attenuation of 36dB at the amplifier's –3dB bandwidth of 30MHz.

DIFFERENTIAL LOW-PASS ACTIVE FILTERS

The dual OPA2830 offers an easy means to setting the amplifier gain at 2V/V to get a net implement low-power differential active filters. On a unity-gain filter characteristic from input to output. The single supply, one way to implement ^a 2nd-order, low-pass filter is shown in Figure 79. This circuit provides a net differential gain of 1 with a precise account for the 100MHz bandwidth in the amplifier sume 5MHz 5MHz Butterworth response. The signal is stages. The filter capacitors at the noninverting inputs
AC-coupled (giving a high-pass pole at low are shown as two separate capacitors to ground. AC-coupled (giving a high-pass pole at low are shown as two separate capacitors to ground.
Trequencies) with the DC operating point for the While it is certainly correct to collapse these two frequencies) with the DC operating point for the While it is certainly correct to collapse these two circuit set by the unity-gain buffer—the BUF602. This capacitors into ^a single capacitor across the two buffer gives a very low output impedance to high inputs (which would be 50pF for this circuit) to get the frequencies to maintain accurate filter characteristics. frequencies to maintain accurate filter characteristics. same differential filtering characteristic, tests have If the source is a DC-coupled signal already biased shown two separate capacitors to a low impedance
into the operating range of the OPA2830 input CMR, so point act to attenuate the common-mode feedback into the operating range of the OPA2830 input CMR, point act to attenuate the common-mode feedback
these capacitors and the midpoint bias may be present in this circuit giving more stable operation in these capacitors and the midpoint bias may be present in this circuit giving more stable operation in removed. To get the desired 5MHz cutoff, the input actual implementation. Figure 80 shows the resistors to the filter is actually ¹¹⁹Ω. This is frequency response for the filter of Figure 79. implemented in Figure 79 as the parallel combination of the two 238Ω resistors on each half of the differential input as part of the DC biasing network. If the BUF602 is removed, these resistors should be collapsed back to ^a single 119Ω input resistor.

Figure 79. Single-Supply, 2nd-Order, Low-Pass Sallen-Key Filter

Implementing the DC bias in this way also attenuates the differential signal by half. This is recovered by unity-gain filter characteristic from input to output. The filter design shown here has also adjusted the resistor values slightly from an ideal analysis to actual implementation. Figure 80 shows the

Figure 80. 5MHz, 2nd-Order, Butterworth Low-Pass Filter

HIGH-PASS FILTERS

Another approach to mid-supply biasing is shown in [Figure](#page-26-0) 81. This method uses ^a bypassed divider network in place of the buffer used in Figure 79. The impedance is set by the parallel combination of the resistors forming the divider network, but as frequency increases it looks more and more like ^a short due to the capacitor. Generally, the capacitor value needs to be two to three orders of magnitude greater than the filter capacitors shown for the circuit to work properly.

Figure 81. 138kHz, 2nd-Order, High-Pass Filter

Results showing the frequency response for the circuit of Figure 81 is shown in Figure 82.

Figure 82. Frequency Response for the Filter of Figure 81

HIGH-PERFORMANCE DAC TRANSIMPEDANCE AMPLIFIER

High-frequency video Digital-to-Analog Converters (DACs) can sometimes benefit from ^a low distortion output amplifier to retain their SFDR performance into real-world loads. Figure 83 shows ^a differential output drive implementation. The diagram shows the signal output current(s) connected into the virtual ground summing junction(s) of the OPA2830, which is set up as ^a transimpedance stage or *I-V converter*. If the DAC requires that its outputs terminate to a

www.ti.com **www.ticom** and the set of the set

compliance voltage other than ground for operation, the appropriate voltage level may be applied to the noninverting input of the OPA2830. The DC gain for this circuit is equal to R_F . At high frequencies, the DAC output capacitance (C_D) in Figure 83) will produce ^a zero in the noise gain for the OPA2830 that may cause peaking in the closed-loop frequency response. C_F is added across R_F to compensate for this noise gain peaking. To achieve ^a flat transimpedance frequency response, the pole in each feedback network should be set to:

$$
\frac{1}{2\pi R_F C_F} = \sqrt{\frac{GBP}{4\pi R_F C_D}}
$$

which will give a cutoff frequency f_{–3dB} of

$$
approximately:\nf-3dB = \sqrt{\frac{GBP}{2\pi R_F C_D}}
$$

DESIGN-IN TOOLS

Demonstration Fixtures

Two printed circuit boards (PCBs) are available to assist in the initial evaluation of circuit performance using the OPA2830 in its two package options. Both of these are offered free of charge as unpopulated PCBs, delivered with ^a user's guide. The summary information for these fixtures is shown in Table 1.

The demonstration fixtures can be requested at the driving source. If impedance matching is desired, R_G
Texas Instruments web site (www.ti.com) through the may be set equal to the required termination value. Texas Instruments web site (www.ti.com) through the somay be set equal to the required termination value. OPA2830 product folder.

Macromodel and Applications Support

Computer simulation of circuit performance using SPICE is often ^a quick way to analyze the performance of the OPA2830 and its circuit designs. This is particularly true for video and RF amplifier circuits where parasitic capacitance and inductance can play ^a major role on circuit performance. A SPICE model for the OPA2830 is available through the TI web page (www.ti.com). The applications department is also available for design assistance. These models predict typical small signal AC, transient steps, DC performance, and noise under ^a wide variety of operating conditions. The models include the noise terms found in the electrical specifications of the data sheet. These models do not attempt to distinguish between the package types in increased. In theory, this relationship is described by their small-signal AC performance. the Gain Bandwidth Product (GBP) shown in the

OPERATING SUGGESTIONS

Since the OPA2830 is ^a unity-gain stable, voltage-feedback op amp, ^a wide range of resistor values may be used for the feedback and gain setting resistors. The primary limits on these values are set by dynamic range (noise and distortion) and parasitic capacitance considerations. For ^a noninverting unity-gain follower application, the feedback connection should be made with a direct short.

additional output loading which can degrade the margin to approach 90° and the bandwidth to more
harmonic distortion performance of the OPA2830 closely approach the predicted value of (GBP/NG). At harmonic distortion performance of the OPA2830. Closely approach the predicted value of (GBP/NG). At Above 1kΩ, the typical parasitic capacitance a gain of +10, the 10MHz bandwidth shown in the Above 1kΩ, the typical parasitic capacitance a gain of +10, the 10MHz bandwidth shown in the (approximately 0.2pF) across the feedback resistor Electrical Characteristics agrees with that predicted may cause unintentional band limiting in the amplifier busing the simple formula and the typical GBP of response.

A good rule of thumb is to target the parallel combination of R_F and R_G (see [Figure](#page-22-0) 72) to be less than about 400Ω. The combined impedance R_F || R_G interacts with the inverting input capacitance, placing an additional pole in the feedback network, and thus ^a zero in the forward response. Assuming ^a 2pF total parasitic on the inverting node, holding R_F || R_G < 400Ω will keep this pole above 200MHz. By itself, this constraint implies that the feedback resistor R_F can increase to several kΩ at high gains. This is acceptable as long as the pole formed by R_F and any parasitic capacitance appearing in parallel is kept out of the frequency range of interest.

In the inverting configuration, an additional design consideration must be noted. R_G becomes the input resistor and therefore the load impedance to the However, at low inverting gains, the resultant feedback resistor value can present ^a significant load to the amplifier output. For example, an inverting gain of 2 with a 50Ω input matching resistor (= R_G) would require ^a 100Ω feedback resistor, which would contribute to output loading in parallel with the external load. In such ^a case, it would be preferable to increase both the R_F and R_G values, and then achieve the input matching impedance with ^a third resistor to ground (see [Figure](#page-28-0) 84). The total input impedance becomes the parallel combination of R_G and the additional shunt resistor.

BANDWIDTH vs GAIN: NONINVERTING OPERATION

Voltage-feedback op amps exhibit decreasing
closed-loop bandwidth as the signal gain is specifications. Ideally, dividing GBP by the noninverting signal gain (also called the Noise Gain, **OPTIMIZING RESISTOR VALUES** or NG) will predict the closed-loop bandwidth. In practice, this only holds true when the phase margin approaches 90°, as it does in high-gain configurations. At low gains (increased feedback factors), most amplifiers will exhibit ^a more complex response with lower phase margin. The OPA2830 is compensated to give ^a slightly peaked response in ^a noninverting gain of 2 (see [Figure](#page-22-0) 72). This results in ^a typical gain of +2 bandwidth of 105MHz, far exceeding that predicted by dividing the 105MHz Below ²⁰⁰Ω, the feedback network will present GBP by 2. Increasing the gain will cause the phase 105MHz.

Frequency response in ^a gain of +2 may be modified signal channel input impedance. If input impedance to achieve exceptional flatness simply by increasing matching is desired (which is beneficial whenever the the noise gain to 3. One way to do this, without signal is coupled through ^a cable, twisted pair, long affecting the +2 signal gain, is to add an $2.55k\Omega$ PC board trace, or other transmission line conductor), resistor across the two inputs, as shown in [Figure](#page-24-0) $77.$ R_G may be set equal to the required termination value A similar technique may be used to reduce peaking in and R_F adjusted to give the desired gain. This is the unity-gain (voltage follower) applications. For simplest approach and results in optimum bandwidth example, by using a 750Ω feedback resistor along and noise performance. with a $750Ω$ resistor across the two op amp inputs, the voltage follower response will be similar to the gain of +2 response of [Figure](#page-21-0) 71. Further reducing the value of the resistor across the op amp inputs will further dampen the frequency response due to increased noise gain. The OPA2830 exhibits minimal bandwidth reduction going to single-supply (+5V) operation as compared with ±5V. This minimal reduction is because the internal bias control circuitry retains nearly constant quiescent current as the total supply voltage between the supply pins is changed.

INVERTING AMPLIFIER OPERATION

available with the OPA2830 to the designer. See a matching impedance with a third resistor (R_M) to F ration for the system of R_M) to F and F are a system of R_M) to F and F are F are T are T are T ar Figure 84 for a typical inverting configuration where ground. The total input impedances and signal gain from Figure 70 parallel combination of R_G and R_M. the I/O impedances and signal gain from [Figure](#page-21-0) 70 are retained in an inverting circuit configuration. Inverting operation is one of the more common requirements and offers several performance benefits. It also allows the input to be biased at $V_S/2$ without any headroom issues. The output voltage can be independently moved to be within the output voltage range with coupling capacitors, or bias adjustment resistors.

Figure 84. AC-Coupled, G= –2 Example Circuit

In the inverting configuration, three key design considerations must be noted. The first consideration is that the gain resistor (R_G) becomes part of the

www.ti.com **www.ticom** and the set of the set

However, at low inverting gains, the resulting feedback resistor value can present ^a significant load to the amplifier output. For an inverting gain of 2, setting R_G to 50 Ω for input matching eliminates the need for R_M but requires a 100Ω feedback resistor. This configuration has the interesting advantage of the noise gain becoming equal to 2 for a 50 $Ω$ source impedance—the same as the noninverting circuits considered above. The amplifier output will now see the 100Ω feedback resistor in parallel with the external load. In general, the feedback resistor should be limited to the 200Ω to 1.5kΩ range. In this case, it is preferable to increase both the R_F and R_G values, All of the familiar op amp application circuits are as shown in Figure 84, and then achieve the input available with the OPA2830 to the designer. See matching impedance with a third resistor (R_M) to

> The second major consideration, touched on in the previous paragraph, is that the signal source impedance becomes part of the noise gain equation and hence influences the bandwidth. For the example in Figure 84, the R_M value combines in parallel with the external 50Ω source impedance (at high frequencies), yielding an effective driving impedance of 50Ω || 57.6Ω = 26.8Ω. This impedance is added in series with R_G for calculating the noise gain. The resulting noise gain is 2.87 for Figure 84, as opposed to only 2 if R_M could be eliminated as discussed above. The bandwidth will therefore be lower for the gain of -2 circuit of Figure 84 (NG = +2.87) than for the gain of +2 circuit of [Figure](#page-21-0) 70.

> The third important consideration in inverting amplifier design is setting the bias current cancellation resistors on the noninverting input (a parallel combination of R_T = 750Ω). If this resistor is set equal to the total DC resistance looking out of the inverting node, the output DC error, due to the input bias currents, will be reduced to (Input Offset Current) times R_F . With the DC blocking capacitor in series with R_G , the DC source impedance looking out of the inverting mode is simply $R_F = 750Ω$ for Figure 84. To reduce the additional high-frequency noise introduced by this resistor and power-supply feed-through, R_T is bypassed with ^a capacitor.

OUTPUT CURRENT AND VOLTAGES DISTORTION PERFORMANCE

The OPA2830 provides outstanding output voltage The OPA2830 provides good distortion performance capability. For the +5V supply, under no-load into ^a 150Ω load. Relative to alternative solutions, it conditions at +25°C, the output voltage typically provides exceptional performance into lighter loads swings closer than 90mV to either supply rail. and/or operating on a single +3V supply. Generally,

The minimum specified output voltage and current specifications over temperature are set by worst-case simulations at the cold temperature extreme. Only at cold startup will the output current and voltage decrease to the numbers shown in the ensured tables. As the output transistors deliver power, their junction temperatures will increase, decreasing their V_{BF} s (increasing the available output voltage swing) and increasing their current gains (increasing the available output current). In steady-state operation, the available output voltage and current will always be greater than that shown in the over-temperature specifications, since the output stage junction temperatures will be higher than the minimum
specified operating ambient.

DRIVING CAPACITIVE LOADS

One of the most demanding and yet very common load conditions for an op amp is capacitive loading. Often, the capacitive load is the input of an ADC—including additional external capacitance which may be recommended to improve ADC linearity. A high-speed, high open-loop gain amplifier like the OPA2830 can be very susceptible to decreased stability and closed-loop response peaking when ^a capacitive load is placed directly on the output pin. When the primary considerations are frequency response flatness, pulse response fidelity, and/or distortion, the simplest and most effective solution is to isolate the capacitive load from the feedback loop by inserting ^a series isolation resistor between the amplifier output and the capacitive load.

The Typical Characteristic curves show the recommended R_S versus capacitive load and the resulting frequency response at the load. Parasitic capacitive loads greater than 2pF can begin to degrade the performance of the OPA2830. Long PC board traces, unmatched cables, and connections to multiple devices can easily exceed this value. Always consider this effect carefully, and add the recommended series resistor as close as possible to the output pin (see the *Board Layout Guidelines* **Figure 85. Noise Analysis Model** section).

The criterion for setting this R_S resistor is a maximum buth on the total output spot noise voltage can be computed bandwidth, flat frequency response at the load. For a comas the square root of the sum of all squared output gain of $+2$, the frequency response at the output pin noise voltage contributors. Equation 1 shows the same is already slightly peaked without the capacitive load quential form for the output noise voltage using the is already slightly peaked without the capacitive load, requiring relatively high values of R_S to flatten the response at the load. Increasing the noise gain will also reduce the peaking (see [Figure](#page-24-0) 77).

until the fundamental signal reaches very high frequency or power levels, the 2nd-harmonic will dominate the distortion with ^a negligible 3rd-harmonic component. Focusing then on the 2nd-harmonic, increasing the load impedance improves distortion directly. Remember that the total load includes the feedback network; in the noninverting configuration (see [Figure](#page-22-0) 72) this is sum of $R_F + R_G$, while in the inverting configuration, only R_F needs to be included in parallel with the actual load. Running differentially suppresses the 2nd-harmonic, as shown in the differential typical characteristic curves.

NOISE PERFORMANCE

High slew rate, unity-gain stable, voltage-feedback op amps usually achieve their slew rate at the expense of a higher input noise voltage. The $9.2nV/\sqrt{Hz}$ input voltage noise for the OPA2830 however, is much lower than comparable amplifiers. The input-referred voltage noise and the two input-referred current noise terms (2.8pA/√Hz) combine to give low output noise under ^a wide variety of operating conditions. Figure 85 shows the op amp noise analysis model with all the noise terms included. In this model, all noise terms are taken to be noise voltage or current density terms in either nV/√Hz or pA/√Hz.

terms shown in Figure 85:

$$
E_{\rm O} = \sqrt{\left(E_{\rm NI}^2 + (I_{\rm BN}R_{\rm S})^2 + 4kTR_{\rm S}}\right)NG^2 + (I_{\rm Bi}R_{\rm F})^2 + 4kTR_{\rm F}NG}
$$
(1)

www.ti.com **www.ticom** and the set of the set

Dividing this expression by the noise gain (NG = $(1 + R_F/R_G)$) will give the equivalent input-referred spot noise voltage at the noninverting input, as shown in Equation 2:

$$
E_{N} = \sqrt{E_{Nl}^{2} + (I_{BN}R_{S})^{2} + 4kTR_{S} + (\frac{I_{BI}R_{F}}{NG})^{2} + \frac{4kTR_{F}}{NG}}}
$$
(2)

Evaluating these two equations for the circuit and (P_D) is the sum of quiescent power (P_{DQ}) and component values shown in Figure 70 will give a total additional power dissipated in the output stage (P_{DQ}) output spot noise voltage of 19.3nV/√Hz and a total to deliver load power. Quiescent power is simply the equivalent input spot noise voltage of 9.65nV/ \sqrt{Hz} . specified no-load supply current times the total supply
This is including the noise added by the resistors. voltage across the part. P_{ny} will depend on the This is including the noise added by the resistors. In voltage across the part. P_{DL} will depend on the This total input-referred spot noise voltage is not a required output signal and load: though, for resistive This total input-referred spot noise voltage is not required output signal and load; though, for resistive much higher than the 9.2nV/ \sqrt{Hz} specification for the loads connected to mid-supply (V \leq /2). P_n is at a much higher than the 9.2nV/√Hz specification for the loads connected to mid-supply (V_S/2), P_{DL} is at a op amp voltage noise alone.

DC ACCURACY AND OFFSET CONTROL

The balanced input stage of a wideband Note that it is the power in the output stage, and not voltage-feedback op amp allows good output DC into the load, that determines internal power voltage-feedback op amp allows good output DC accuracy in ^a wide variety of applications. The dissipation. power-supply current trim for the OPA2830 gives even tighter control than comparable products. Although the high-speed input stage does require relatively high input bias current (typically 5µA out of each input terminal), the close matching between them may be used to reduce the output DC error caused by this current. This is done by matching the DC source resistances appearing at the two inputs. Evaluating the configuration of [Figure](#page-22-0) 72 (which has matched DC input resistances), using worst-case +25°C input offset voltage and current specifications, gives ^a worst-case output offset voltage equal to:

- •(NG ⁼ noninverting signal gain at DC)
- • $\pm (NG \times V_{OS(MAX)}) + (R_F \times I_{OS(MAX)})$
- • $= \pm (2 \times 7.5$ mV) נ)375Ω × 1.1μA)
- •

A fine-scale output offset null, or DC operating point adjustment, is often required. Numerous techniques are available for introducing DC offset control into an op amp circuit. Most of these techniques are based on adding ^a DC current through the feedback resistor. In selecting an offset trim method, one key consideration is the impact on the desired signal path frequency response. If the signal path is intended to Achieving optimum performance with a
be noninverting, the offset control is best applied as high-frequency amplifier like the OPA2830 requires be noninverting, the offset control is best applied as high-frequency amplifier like the OPA2830 requires and inverting summing signal to avoid interaction with careful attention to board layout parasitics and an inverting summing signal to avoid interaction with careful attention to board layout parasitics and the signal path is intended to be external component types. Recommendations that inverting, applying the offset control to the will optimize performance include: noninverting input may be considered. Bring the DC offsetting current into the inverting input node through resistor values that are much larger than the signal path resistors. This will insure that the adjustment circuit has minimal effect on the loop gain and hence the frequency response.

THERMAL ANALYSIS

Maximum desired junction temperature will set the maximum allowed internal power dissipation, as described below. In no case should the maximum junction temperature be allowed to exceed +150°C.

Operating junction temperature (T_J) is given by $T_A + P_D \times \theta_{JA}$. The total internal power dissipation additional power dissipated in the output stage (P_{DL}) maximum when the output is fixed at a voltage equal to $V_S/4$ or $3V_S/4$. Under this condition, $P_{DL} = V_S^2/(16$ \times R_L), where R_L includes feedback network loading.

As a worst-case example, compute the maximum T_J using an OPA2830 (MSOP-8 package) in the circuit of [Figure](#page-22-0) 72 operating at the maximum specified ambient temperature of +85°C and driving ^a 150Ω

load at +2.5V_{DC} on both outputs.
\n
$$
P_D = 10V \times 11.9mA + 2 \left[\frac{5^2}{(16 \times (150 \Omega || 1500 \Omega))} \right] = 142mW
$$

Maximum $T_J = +85^{\circ}C + (0.142W \times 150^{\circ}C/W) = 106^{\circ}C$

Although this is still well below the specified maximum junction temperature, system reliability considerations may require lower ensured junction ⁼ ±15.41mV temperatures. The highest possible internal dissipation will occur if the load requires current to be forced into the output at high output voltages or sourced from the output at low output voltages. This puts ^a high current through ^a large internal voltage drop in the output transistors.

BOARD LAYOUT GUIDELINES

external component types. Recommendations that

a) Minimize parasitic capacitance to any AC ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability: on the noninverting input, it can react with the source impedance to cause unintentional

bandlimiting. To reduce unwanted capacitance, ^a **d) Connections to other wideband devices** on the window around the signal I/O pins should be opened board may be made with short direct traces or in all of the ground and power planes around those through onboard transmission lines. For short pins. Otherwise, ground and power planes should be connections, consider the trace and the input to the

b) Minimize the distance (< 0.25") from the power-supply pins to high-frequency 0.1µF decoupling capacitors. At the device pins, the ground and power-plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. Each power-supply connection should always be decoupled with one of these capacitors. An optional supply decoupling capacitor $(0.1\mu F)$ across the two power supplies (for bipolar operation) will improve 2nd-harmonic distortion performance. Larger (2.2µF to 6.8µF) decoupling capacitors, effective at lower frequency, should also be used on the main supply pins. These may be placed somewhat farther from the device and may be shared among several devices in the same area of the PC board.

c) Careful selection and placement of external distortion as shown in the distortion versus load plots. **components will preserve the high-frequency** With ^a characteristic board trace impedance defined **performance.** Resistors should be a very low (based on board material and trace dimensions), a reactance type. Surface-mount resistors work best matching series resistor into the trace from the output reactance type. Surface-mount resistors work best matching series resistor into the trace from the output read
The OPA2830 is used as well as a terminating and allowing the OPA2830 is used as well as a terminating and allow a tighter overall layout. Metal film or carbon composition axially-leaded resistors can also provide shunt resistor at the input of the destination device.

good high-frequency performance. Again, keep their Remember also that the terminating impedance will good high-frequency performance. Again, keep their and Remember also that the terminating impedance will
leads and PC board traces as short as possible. be the parallel combination of the shunt resistor and leads and PC board traces as short as possible. be the parallel combination of the shunt resistor and
Never use wire-wound type resistors in a the input impedance of the destination device; this Never use wire-wound type resistors in a the input-impedance of the destination device; this
high-frequency application. Since the output-pin-and total-effective-impedance-should-be-set-to-match-thehigh-frequency application. Since the output pin and total effective impedance should be set to match the inverting input pin are the most sensitive to parasitic trace impedance. If the 6dB attenuation of a inverting input pin are the most sensitive to parasitic trace impedance. If the 6dB attenuation of ^a capacitance, always position the feedback and series doubly-terminated transmission line is unacceptable,
output resistor, if any, as close as possible to the a long trace can be series-terminated at the source output resistor, if any, as close as possible to the output pin. Other network components, such as end only. Treat the trace as a capacitive load in this noninverting input termination resistors, should also case and set the series resistor value as shown in the noninverting input termination resistors, should also case and set the series resistor value as shown in the be
be placed close to the package. Where double-side typical characteristic curve Recommended $R_{\rm S}$ vs be placed close to the package. Where double-side typical characteristic curve *Recommended ^R^S vs* component mounting is allowed, place the feedback *Capacitive Load*. This will not preserve signal integrity resistor directly under the package on the other side as well as a doubly-terminated line. If the input of the board between the output and inverting input of the board between the output and inverting input pins. Even with a low parasitic capacitance shunting be some signal attenuation due to the voltage divider
the external resistors, excessively high resistor values formed by the series output into the terminating the external resistors, excessively high resistor values formed by can create significant time constants that can impedance. can create significant time constants that can degrade performance. Good axial metal film or surface-mount resistors have approximately 0.2pF in shunt with the resistor. For resistor values > 1.5kΩ, this parasitic capacitance can add ^a pole and/or zero below 500MHz that can effect circuit operation. Keep resistor values as low as possible consistent with load driving considerations. The 750Ω feedback used in the Typical Characteristics is ^a good starting point for design.

unbroken elsewhere on the board. The next device as a lumped capacitive load. Relatively wide traces (50mils to 100mils) should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and set R_S from the typical characteristic curve *Recommended R^S vs Capacitive Load*. Low parasitic capacitive loads (< 5pF) may not need an R_s since the OPA2830 is nominally compensated to operate with ^a 2pF parasitic load. Higher parasitic capacitive loads without an R_S are allowed as the signal gain increases (increasing the unloaded phase margin). If ^a long trace is required, and the 6dB signal loss intrinsic to ^a doubly-terminated transmission line is acceptable, implement ^a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A 50Ω environment is normally not necessary onboard, and in fact, ^a higher impedance environment will improve

> **e) Socketing ^a high-speed part is not recommended.** The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network which can make it almost impossible to achieve ^a smooth, stable frequency response. Best results are obtained by soldering the OPA2830 onto the board.

INPUT AND ESD PROTECTION

The OPA2830 is built using ^a very high-speed complementary bipolar process. The internal junction breakdown voltages are relatively low for these very small geometry devices. These breakdowns are reflected in the *Absolute Maximum Ratings* table. All device pins are protected with internal ESD protection diodes to the power supplies, as shown in Figure 86.

Figure 86. Internal ESD Protection

www.ti.com **www.ticom** and the set of the set

These diodes provide moderate protection to input overdrive voltages above the supplies as well. The protection diodes can typically support 30mA continuous current. Where higher currents are possible (that is, in systems with ±15V supply parts driving into the OPA2830), current-limiting series resistors should be added into the two inputs. Keep these resistor values as low as possible, since high values degrade both noise performance and frequency response.

•

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

34 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS309D&partnum=OPA2830) Feedback* Copyright © 2004–2008, Texas Instruments Incorporated

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS

TAPE AND REEL INFORMATION

ISTRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Pack Materials-Page 1

www.ti.com 3-Jun-2022

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

TEXAS NSTRUMENTS

www.ti.com 3-Jun-2022

TUBE

B - Alignment groove width

*All dimensions are nominal

PACKAGE OUTLINE

D0008A SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.

PACKAGE OUTLINE

DGK0008A VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT

DGK0008A VSSOP - 1.1 mm max height TM

SMALL OUTLINE PACKAGE

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A VSSOP - 1.1 mm max height TM

SMALL OUTLINE PACKAGE

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated