OPA141

OPA4141



Single-Supply, 10MHz, Rail-to-Rail Output, Low-Noise, JFET Amplifier

Check for Samples: OPA141, OPA2141, OPA4141

FEATURES

Low Supply Current: 2.3mA max
 Low Offset Drift: 10μV/°C max
 Low Input Bias Current: 20pA max

Very Low 1/f Noise: 250nV_{PP}

Low Noise: 6.5nV/√Hz
 Wide Bandwidth: 10MHz

• Slew Rate: 20V/μs

Input Voltage Range Includes V–

Rail-to-Rail Output

Single-Supply Operation: 4.5V to 36V
 Dual-Supply Operation: ±2.25V to ±18V


No Phase Reversal

MSOP-8, TSSOP Packages

APPLICATIONS

- Battery-Powered Instruments
- Industrial Controls
- Medical Instrumentation
- Photodiode Amplifiers
- Active Filters
- Data Acquisition Systems
- Portable Audio
- Automatic Test Systems

0.1Hz to 10Hz NOISE



Time (1s/div)

DESCRIPTION

The OPA141, OPA2141, and OPA4141 amplifier family is a series of low-power JFET input amplifiers that feature good drift and low input bias current. The rail-to-rail output swing and input range that includes V- allow designers to take advantage of the low-noise characteristics of JFET amplifiers while also interfacing to modern, single-supply, precision analog-to-digital converters (ADCs) and digital-to-analog converters (DACs).

The OPA141 achieves 10MHz unity-gain bandwidth and $20V/\mu s$ slew rate while consuming only 1.8mA (typ) of quiescent current. It runs on a single 4.5 to 36V supply or dual $\pm 2.25V$ to $\pm 18V$ supplies.

All versions are fully specified from -40°C to +125°C for use in the most challenging environments. The OPA141 (single) and OPA2141 (dual) versions are available in both MSOP-8 and SO-8 packages; the OPA4141 (quad) is available in the SO-14 and TSSOP-14 packages.

RELATED PRODUCTS

FEATURES	PRODUCT
Precision, Low-Power, 10MHz FET Input Industrial Op Amp	OPA140 ⁽¹⁾
2.2nV/√Hz, Low-Power, 36V Operational Amplifier in SOT-23 Package	OPA209 ⁽¹⁾
Low-Noise, High-Precision, JFET-Input Operational Amplifier	OPA827
Low-Noise, Low IQ Precision Operational Amplifier	OPA376
High-Speed, FET-Input Operational Amplifier	OPA132

 Preview product; estimated availability in Q3 2010.

AA.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

		VALUE	UNIT		
Supply Voltage		±20	V		
Signal Input	Voltage ⁽²⁾	(V-) -0.5 to (V+) +0.5	V		
Terminals	Current ⁽²⁾	±10	mA		
Output Short-Cir	rcuit ⁽³⁾	it ⁽³⁾ Continuous			
Operating Temp	perature, T _A	-55 to +150	°C		
Storage Temper	rature, T _A	-65 to +150	°C		
Junction Tempe	rature, T _J	+150	°C		
CCD Datings	Human Body Model (HBM)	2000	V		
ESD Ratings	Charged Device Model (CDM)	500	V		

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.
- (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10 mA or less.
- (3) Short-circuit to V_S/2 (ground in symmetrical dual-supply setups), one amplifier per package.

PACKAGE INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING						
ODA444	SO-8	D	O141A						
OPA141	MSOP-8	DGK	141						
ODA0444	SO-8	D	O2141A						
OPA2141	MSOP-8	DGK	2141						
ODA 44.44	TSSOP-14	PW	O4141A						
OPA4141	SO-14	D	O4141AG4						

 For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.



THERMAL INFORMATION

		OPA141, OPA2141	OPA141, OPA2141	
	THERMAL METRIC	D (SO)	DGK (MSOP)(1)	UNITS
		8	8	
θ_{JA}	Junction-to-ambient thermal resistance (2)	160	180	
θ _{JC(top)}	Junction-to-case(top) thermal resistance (3)	75	55	
$\theta_{\sf JB}$	Junction-to-board thermal resistance ⁽⁴⁾	60	130	°C/W
ΨЈТ	Junction-to-top characterization parameter (5)	9	n/a	°C/VV
ΨЈВ	Junction-to-board characterization parameter ⁽⁶⁾	50	120	
$\theta_{\text{JC(bottom)}}$	Junction-to-case(bottom) thermal resistance (7)	n/a	n/a	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

THERMAL INFORMATION

		OPA4141	OPA4141	
	THERMAL METRIC	D (SO)	PW (TSSOP) ⁽¹⁾	UNITS
		14	14	
θ_{JA}	Junction-to-ambient thermal resistance (2)	97	135	
$\theta_{\text{JC(top)}}$	Junction-to-case(top) thermal resistance (3)	56	45	
$\theta_{\sf JB}$	Junction-to-board thermal resistance ⁽⁴⁾	53	66	00/11/
ΨЈТ	Junction-to-top characterization parameter ⁽⁵⁾	19	n/a	°C/W
ΨЈВ	Junction-to-board characterization parameter ⁽⁶⁾	46	60	
θ _{JC(bottom)}	Junction-to-case(bottom) thermal resistance (7)	n/a	n/a	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



ELECTRICAL CHARACTERISTICS: $V_S = +4.5V$ to +36V; $\pm 2.25V$ to $\pm 18V$

Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}C$ to $+125^{\circ}C$. At $T_A = +25^{\circ}C$, $R_L = 2k\Omega$ connected to midsupply, $V_{CM} = V_{OUT} =$ midsupply, unless otherwise noted.

				OPA141, OPA2141, OPA4141				
PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT		
OFFSET VOLTAGE								
Offset Voltage, RTI	Vos	V _S = ±18V		±1	±3.5	mV		
Over Temperature		V _S = ±18V			±4.3	mV		
Drift	dV _{OS} /dT	V _S = ±18V		±2	±10	μ ۷/°C		
vs Power Supply	PSRR	V _S = ±2.25V to ±18V		±0.14	±2	μV/V		
Over Temperature		V _S = ±2.25V to ±18V			±4	μ V/V		
INPUT BIAS CURRENT								
Input Bias Current	Ι _Β			±2	±20	рА		
Over Temperature					±5	nA		
Input Offset Current	Ios			±2	±20	pА		
Over Temperature					±1	nA		
NOISE								
Input Voltage Noise								
f = 0.1Hz to 10Hz				250		nV_PP		
f = 0.1Hz to 10Hz				42		nV_{RMS}		
Input Voltage Noise Density	e _n							
f = 10Hz				12		nV/√ Hz		
f = 100Hz				6.5		nV/√ Hz		
f = 1kHz				6.5		nV/√ Hz		
Input Current Noise Density	i _n							
f = 1kHz				0.8		fA/√ Hz		
INPUT VOLTAGE RANGE								
Common-Mode Voltage Range	V _{CM}		(V-) -0.1		(V+)-3.5	V		
Common-Mode Rejection Ratio	CMRR	$V_S = \pm 18V$, $V_{CM} = (V-) -0.1V$ to $(V+) - 3.5V$	120	126		dB		
Over Temperature		$V_S = \pm 18V$, $V_{CM} = (V-) -0.1V$ to $(V+) - 3.5V$	120			dB		
INPUT IMPEDANCE								
Differential				10 ¹³ 8		Ω pF		
Common-Mode		$V_{CM} = (V-) -0.1V$ to $(V+) -3.5V$		10 ¹³ 6		Ω pF		
OPEN-LOOP GAIN								
Open-Loop Voltage Gain	A_{OL}	$V_O = (V-)+0.35V$ to $(V+)-0.35V$, $R_L = 2k\Omega$	114	126		dB		
Over Temperature		$V_0 = (V-)+0.35V$ to $(V+)-0.35V$, $R_L = 2k\Omega$	108			dB		
FREQUENCY RESPONSE								
Gain Bandwidth Product	BW			10		MHz		
Slew Rate				20		V/μs		
Settling Time, 12-bit (0.024)				880		ns		
THD+N		1kHz, G = 1, $V_0 = 3.5V_{RMS}$		0.00005		%		
Overload Recovery Time				600		ns		




ELECTRICAL CHARACTERISTICS: $V_s = +4.5V$ to +36V; $\pm 2.25V$ to $\pm 18V$ (continued)

Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$. At $T_A = +25^{\circ}\text{C}$, $R_L = 2k\Omega$ connected to midsupply, $V_{CM} = V_{OUT} =$ midsupply, unless otherwise noted.


			OPA141,				
PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT	
OUTPUT							
Voltage Output	Vo	R _L = 10kΩ	(V-)+0.2		(V+)-0.2	V	
		$R_L = 2k\Omega$	(V-)+0.35		(V+)-0.35	V	
Short-Circuit Current	I _{SC}	Source		+36		mA	
		Sink		-30		mA	
Capacitive Load Drive	C _{LOAD}		See Figu	re 19 and	Figure 20		
Open-Loop Output Impedance	R _O	f = 1MHz, I _O = 0 (See Figure 18)		10		Ω	
POWER SUPPLY							
Specified Voltage Range	Vs		±2.25		±18	V	
Quiescent Current (per amplifier)	IQ	I _O = 0mA		1.8	2.3	mA	
Over Temperature					3.1	mA	
CHANNEL SEPARATION							
Channel Separation		At dc		0.02		μV/V	
		At 100kHz		10		μV/V	
TEMPERATURE RANGE							
Specified Range			-40		+125	°C	
Operating Range			-55		+150	°C	




PIN ASSIGNMENTS



(1) NC denotes no internal connection.





SIMPLIFIED BLOCK DIAGRAM




Figure 1.



TYPICAL CHARACTERISTICS SUMMARY

TABLE OF GRAPHS

Table 1. Characteristic Performance Measurements

DESCRIPTION	FIGURE
Offset Voltage Production Distribution	Figure 2
Offset Voltage Drift Distribution	Figure 3
Offset Voltage vs Common-Mode Voltage (Max Supply)	Figure 4
I _B and I _{OS} vs Common-Mode Voltage	Figure 5
Output Voltage Swing vs Output Current	Figure 6
CMRR and PSRR vs Frequency (RTI)	Figure 7
Common-Mode Rejection Ratio vs Temperature	Figure 8
0.1Hz to 10Hz Noise	Figure 9
Input Voltage Noise Density vs Frequency	Figure 10
THD+N Ratio vs Frequency (80kHz AP Bandwidth)	Figure 11
THD+N Ratio vs Output Amplitude	Figure 12
Quiescent Current vs Temperature	Figure 13
Quiescent Current vs Supply Voltage	Figure 14
Gain and Phase vs Frequency	Figure 15
Closed-Loop Gain vs Frequency	Figure 16
Open-Loop Gain vs Temperature	Figure 17
Open-Loop Output Impedance vs Frequency	Figure 18
Small-Signal Overshoot vs Capacitive Load (G = +1)	Figure 19
Small-Signal Overshoot vs Capacitive Load (G = -1)	Figure 20
No Phase Reversal	Figure 21
Positive Overload Recovery	Figure 22
Negative Overload Recovery	Figure 23
Small-Signal Step Response (G = +1)	Figure 24
Small-Signal Step Response (G = −1)	Figure 25
Large-Signal Step Response (G = +1)	Figure 26
Large-Signal Step Response (G = −1)	Figure 27
Short-Circuit Current vs Temperature	Figure 28
Maximum Output Voltage vs Frequency	Figure 29
Channel Separation vs Frequency	Figure 30

TYPICAL CHARACTERISTICS

At T_A = +25°C, V_S = ±18V, R_L = 2k Ω connected to midsupply, V_{CM} = V_{OUT} = midsupply, unless otherwise noted.

OFFSET VOLTAGE PRODUCTION DISTRIBUTION




Figure 2.

OFFSET VOLTAGE DRIFT DISTRIBUTION




Figure 3.

OFFSET VOLTAGE vs COMMON-MODE VOLTAGE




Figure 4.

I_B AND I_{OS} vs COMMON-MODE VOLTAGE




Figure 5.

OUTPUT VOLTAGE SWING VS OUTPUT CURRENT (MAX SUPPLY)




Figure 6.

CMRR AND PSRR vs FREQUENCY (Referred to Input)





Figure 7.



At $T_A = +25$ °C, $V_S = \pm 18$ V, $R_L = 2k\Omega$ connected to midsupply, $V_{CM} = V_{OUT} =$ midsupply, unless otherwise noted.




Aip/Nu001

0.1Hz to 10Hz NOISE

Figure 8.

Figure 9.









Figure 10.

Figure 11.

THD+N RATIO vs OUTPUT AMPLITUDE






Figure 12.

Figure 13.



At $T_A = +25$ °C, $V_S = \pm 18$ V, $R_L = 2$ k Ω connected to midsupply, $V_{CM} = V_{OUT} =$ midsupply, unless otherwise noted.




Figure 14.




Figure 15.




Figure 16.




Figure 17.

SMALL-SIGNAL OVERSHOOT

vs CAPACITIVE LOAD (100mV Output Step)




Figure 18.




Figure 19.

40



At $T_A = +25$ °C, $V_S = \pm 18$ V, $R_L = 2$ k Ω connected to midsupply, $V_{CM} = V_{OUT} =$ midsupply, unless otherwise noted.

SMALL-SIGNAL OVERSHOOT vs CAPACITIVE LOAD (100mV Output Step)





Figure 20.


NO PHASE REVERSAL



Time $(0.4\mu\text{s/div})$

Figure 21.

POSITIVE OVERLOAD RECOVERY



Time (0.4µs/div)

NEGATIVE OVERLOAD RECOVERY




Figure 23.

Figure 22.

SMALL-SIGNAL STEP RESPONSE (100mV)




Figure 24.

SMALL-SIGNAL STEP RESPONSE (100mV)




Figure 25.



At $T_A = +25$ °C, $V_S = \pm 18$ V, $R_L = 2k\Omega$ connected to midsupply, $V_{CM} = V_{OUT} =$ midsupply, unless otherwise noted.

LARGE-SIGNAL STEP RESPONSE




Figure 26.

LARGE-SIGNAL STEP RESPONSE




Figure 27.

SHORT-CIRCUIT CURRENT vs TEMPERATURE




Figure 28.

MAXIMUM OUTPUT VOLTAGE vs FREQUENCY





Figure 29.



12



APPLICATION INFORMATION

The OPA141, OPA2141, and OPA4141 are unity-gain stable, operational amplifiers with very low noise, input bias current, and input offset voltage. Applications with noisy or high-impedance power supplies require decoupling capacitors placed close to the device pins. In most cases, $0.1\mu F$ capacitors are adequate. Figure 1 shows a simplified schematic of the OPA141.

OPERATING VOLTAGE

The OPA141, OPA2141, and OPA4141 series of op amps can be used with single or dual supplies from an operating range of $V_S = +4.5 V$ ($\pm 2.25 V$) and up to $V_S = +36 V$ ($\pm 18 V$). These devices do not require symmetrical supplies; they only require a minimum supply voltage of +4.5V ($\pm 2.25 V$). For V_S less than $\pm 3.5 V$, the common-mode input range does not include midsupply. Supply voltages higher than +40V can permanently damage the device; see the Absolute Maximum Ratings table. Key parameters are specified over the operating temperature range, $T_A = -40 \,^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$. Key parameters that vary over the supply voltage or temperature range are shown in the Typical Characteristics section of this data sheet.

CAPACITIVE LOAD AND STABILITY

The dynamic characteristics of the OPAx141 have been optimized for commonly encountered gains, loads, and operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (R_{OUT} equal to 50Ω , for example) in series with the output.

Figure 19 and Figure 20 illustrate graphs of *Small-Signal Overshoot vs Capacitive Load* for several values of R_{OUT}. Also, refer to Applications Bulletin AB-028 (literature number SBOA015, available for download from the TI web site) for details of analysis techniques and application circuits.

NOISE PERFORMANCE

Figure 31 shows the total circuit noise for varying source impedances with the operational amplifier in a unity-gain configuration (with no feedback resistor network and therefore no additional noise contributions). The OPA141 and OPA211 are shown

with total circuit noise calculated. The op amp itself contributes both a voltage noise component and a current noise component. The voltage noise is commonly modeled as a time-varying component of the offset voltage. The current noise is modeled as the time-varying component of the input bias current and reacts with the source resistance to create a voltage component of noise. Therefore, the lowest noise op amp for a given application depends on the source impedance. For low source impedance, current noise is negligible, and voltage noise generally dominates. The OPA141, OPA2141, and OPA4141 family has both low voltage noise and extremely low current noise because of the FET input of the op amp. As a result, the current noise contribution of the OPAx141 series is negligible for any practical source impedance, which makes it the better choice for applications with high source impedance.

The equation in Figure 31 shows the calculation of the total circuit noise, with these parameters:

- e_n = voltage noise
- I_n = current noise
- R_S = source impedance
- k = Boltzmann's constant = 1.38 x 10⁻²³ J/K
- T = temperature in degrees Kelvin (K)

For more details on calculating noise, see the section on Basic Noise Calculations.




Figure 31. Noise Performance of the OPA141 and OPA211 in Unity-Gain Buffer Configuration



BASIC NOISE CALCULATIONS


Low-noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases; consider the effect of source resistance on overall op amp noise performance. Total noise of the circuit is the root-sum-square combination of all noise components.

The resistive portion of the source impedance produces thermal noise proportional to the square root of the resistance. This function is plotted in Figure 31. The source impedance is usually fixed; consequently, select the op amp and the feedback resistors to minimize the respective contributions to the total noise.

Figure 32 illustrates both noninverting **(A)** and inverting **(B)** op amp circuit configurations with gain. In circuit configurations with gain, the feedback network resistors also contribute noise. In general, the current noise of the op amp reacts with the feedback resistors to create additional noise components. However, the extremely low current noise of the OPAx141 means that its current noise contribution can be neglected.

The feedback resistor values can generally be chosen to make these noise sources negligible. Note that low impedance feedback resistors load the output of the amplifier. The equations for total noise are shown for both configurations.

A) Noise in Noninverting Gain Configuration




Noise at the output:

$$E_0^2 = \left(1 + \frac{R_2}{R_1}\right)^2 e_n^2 + \left(\frac{R_2}{R_1}\right)^2 e_1^2 + e_2^2 + \left(1 + \frac{R_2}{R_1}\right)^2 e_3^2$$

Where
$$e_S = \sqrt{4kTR_S}$$
 = thermal noise of R_S
 $e_1 = \sqrt{4kTR_1}$ = thermal noise of R_1
 $e_2 = \sqrt{4kTR_2}$ = thermal noise of R_2

B) Noise in Inverting Gain Configuration



Noise at the output:

$$E_{O}^{2} = \left[1 + \frac{R_{2}}{R_{1} + R_{S}}\right]^{2} e_{n}^{2} + \left[\frac{R_{2}}{R_{1} + R_{S}}\right]^{2} e_{1}^{2} + e_{2}^{2} + \left[\frac{R_{2}}{R_{1} + R_{S}}\right]^{2} e_{s}^{2}$$

Where
$$e_S = \sqrt{4kTR_S}$$
 = thermal noise of R_S
 $e_1 = \sqrt{4kTR_1}$ = thermal noise of R_1
 $e_2 = \sqrt{4kTR_2}$ = thermal noise of R_2

For the OPAx141 series of operational amplifiers at 1kHz, $e_n = 6.5 \text{nV}/\sqrt{\text{Hz}}$.

Figure 32. Noise Calculation in Gain Configurations



PHASE-REVERSAL PROTECTION

The OPA141, OPA2141, and OPA4141 family has internal phase-reversal protection. Many FET- and bipolar-input op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input circuitry of the OPA141, OPA2141, and OPA4141 prevents phase reversal excessive with common-mode voltage; instead, the output limits into the appropriate rail (see Figure 21).

OUTPUT CURRENT LIMIT

The output current of the OPAx141 series is limited by internal circuitry to +36mA/-30mA (sourcing/sinking), to protect the device if the output is accidentally shorted. This short-circuit current depends on temperature, as shown in Figure 28.

POWER DISSIPATION AND THERMAL PROTECTION

The OPAx141 series of op amps are capable of driving $2k\Omega$ loads with power-supply voltages of up to $\pm 18V$ over the specified temperature range. In a single-supply configuration, where the load is connected to the negative supply voltage, the minimum load resistance is $2.8k\Omega$ at a supply voltage of +36V. For lower supply voltages (either single-supply or symmetrical supplies), a lower load resistance may be used, as long as the output current does not exceed 13mA; otherwise, the device short-circuit current protection circuit may activate.

Internal power dissipation increases when operating at high supply voltages. Copper leadframe construction used in the OPA141, OPA2141, and OPA4141 series devices improves heat dissipation compared to conventional materials. Printed circuit board (PCB) layout can also help reduce a possible increase in junction temperature. Wide copper traces help dissipate the heat by acting as an additional heatsink. Temperature rise can be further minimized by soldering the devices directly to the PCB rather than using a socket.

Although the output current is limited by internal protection circuitry, accidental shorting of one or more output channels of a device can result in excessive heating. For instance, when an output is shorted to mid-supply, the typical short-circuit current of 36mA leads to an internal power dissipation of over 600mW at a supply of ±18V.

In the case of a dual OPA2141 in an MSOP-8 package (thermal resistance $\theta_{JA} = 180^{\circ}\text{C/W}$), such power dissipation would lead the die temperature to be 220°C above ambient temperature, when both channels are shorted. This temperature increase significantly decreases the operating life of the device.

In order to prevent excessive heating, the OPAx141 series has an internal thermal shutdown circuit, which shuts down the device if the die temperature exceeds approximately +180°C. Once this thermal shutdown circuit activates, a built-in hysteresis of 15°C ensures that the die temperature must drop to approximately +165°C before the device switches on again.

Additional consideration should be given to the combination of maximum operating voltage, maximum operating temperature, load, and package type. Figure 33 and Figure 34 show several practical considerations when evaluating the OPA2141 (dual version) and the OPA4141 (quad version).

As an example, the OPA4141 has a maximum total quiescent current of 12.4mA (3.1mA/channel) over temperature. The TSSOP-14 package has a typical thermal resistance of 135°C/W. This parameter means that because the junction temperature should not exceed 150°C in order to ensure reliable operation, either the supply voltage must be reduced, or the ambient temperature should remain low enough so that the junction temperature does not exceed 150°C. This condition is illustrated in Figure 33 for various package types. Moreover, resistive loading of the output causes additional power dissipation and thus self-heating, which also must be considered when establishing the maximum supply voltage or operating temperature. To this end, Figure 34 shows the maximum supply voltage versus temperature for a worst-case dc load resistance of 2kΩ.




Figure 33. Maximum Supply Voltage vs Temperature (OPA2141 and OPA4141), Quiescent Condition




Figure 34. Maximum Supply Voltage vs Temperature (OPA2141 and OPA4141), Maximum DC Load

ELECTRICAL OVERSTRESS

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

It is helpful to have a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event. See Figure 35 for an illustration of the ESD circuits contained in the OPAx141 series (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where they meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.

An ESD event produces a short duration, high-voltage pulse that is transformed into a short duration, high-current pulse as it discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent it from being damaged. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more of the amplifier device pins, current flows through one or more of the steering diodes. Depending on the path that the current takes, the absorption device may activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the OPAx141 but below the device breakdown voltage level. Once this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit such as the one Figure 35 shows, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. Should this condition occur, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through steering diode paths and rarely involves the absorption device.



Figure 35 depicts a specific example where the input voltage, V_{IN} , exceeds the positive supply voltage $(+V_S)$ by 500mV or more. Much of what happens in the circuit depends on the supply characteristics. If $+V_S$ can sink the current, one of the upper input steering diodes conducts and directs current to $+V_S$. Excessively high current levels can flow with increasingly higher V_{IN} . As a result, the datasheet specifications recommend that applications limit the input current to 10mA.


If the supply is not capable of sinking the current, $V_{\rm IN}$ may begin sourcing current to the operational amplifier, and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings.

Another common question involves what happens to the amplifier if an input signal is applied to the input while the power supplies $+V_S$ and/or $-V_S$ are at 0V.

Again, it depends on the supply characteristic while at 0V, or at a level below the input signal amplitude. If the supplies appear as high impedance, then the operational amplifier supply current may be supplied by the input source via the current steering diodes. This state is not a normal bias condition; the amplifier most likely will not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

If there is an uncertainty about the ability of the supply to absorb this current, external zener diodes may be added to the supply pins as shown in Figure 35. The zener voltage must be selected such that the diode does not turn on during normal operation.

However, its zener voltage should be low enough so that the zener diode conducts if the supply pin begins to rise above the safe operating supply voltage level.



- (1) $V_{IN} = +V_S + 500$ mV.
- (2) TVS: $+V_{S(max)} > V_{TVSBR (Min)} > +V_{S}$
- (3) Suggested value approximately 1kΩ.

Figure 35. Equivalent Internal ESD Circuitry and Its Relation to a Typical Circuit Application

17



www.ti.com 2-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA141AID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O141A	Samples
OPA141AIDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	Call TI NIPDAUAG NIPDAU	Level-2-260C-1 YEAR	-40 to 125	141	Samples
OPA141AIDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	Call TI NIPDAUAG NIPDAU	Level-2-260C-1 YEAR	-40 to 125	141	Samples
OPA141AIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O141A	Samples
OPA2141AID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O2141A	Samples
OPA2141AIDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	Call TI NIPDAUAG NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2141	Samples
OPA2141AIDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	Call TI NIPDAUAG NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2141	Samples
OPA2141AIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O2141A	Samples
OPA4141AID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O4141A	Samples
OPA4141AIDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O4141A	Samples
OPA4141AIPW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O4141A	Samples
OPA4141AIPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O4141A	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

www.ti.com 2-Apr-2024

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 30-Mar-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA141AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA141AIDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA141AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2141AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2141AIDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2141AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4141AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA4141AIPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 30-Mar-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA141AIDGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0
OPA141AIDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
OPA141AIDR	SOIC	D	8	2500	356.0	356.0	35.0
OPA2141AIDGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
OPA2141AIDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
OPA2141AIDR	SOIC	D	8	2500	356.0	356.0	35.0
OPA4141AIDR	SOIC	D	14	2500	356.0	356.0	35.0
OPA4141AIPWR	TSSOP	PW	14	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Mar-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
OPA141AID	D	SOIC	8	75	506.6	8	3940	4.32
OPA2141AID	D	SOIC	8	75	506.6	8	3940	4.32
OPA4141AID	D	SOIC	14	50	506.6	8	3940	4.32
OPA4141AIPW	PW	TSSOP	14	90	508	8.5	3250	2.8



SMALL OUTLINE PACKAGE



PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated