











PTH08T210W SLTS262J -OCTOBER 2005-REVISED JUNE 2017

PTH08T210W 30-A, 5.5-V to 14-V Input, Non-isolated, Wide Output Adjust, Power Module with *TurboTrans*™ Technology

Features

Output Current: Up to 30-A Input Voltage: 5.5-V to 14-V

Wide-Output Voltage Adjust :0.7 V to 3.6 V

Efficiencies: Up to 96%

Total Output Voltage Variation: ±1.5%

On and Off Inhibit

Differential Output Voltage

Adjustable Undervoltage Lockout

Output Overcurrent Protection (Nonlatching, Auto-Reset)

Operating Temperature: -40°C to 85°C

POLA™ Compatible

TurboTrans™ Technology

Designed to meet Ultra-Fast Transient Requirements up to 300 A/µs

Auto-Track™ Sequencing

Multi-Phase, Switch-Mode Topology

Safety Agency Approvals:

UL/IEC/CSA-22.2 60950-1

2 Applications

Complex Multi-Voltage Systems

Microprocessors

Bus Drivers

3 Description

The PTH08T210W is a high-performance 30-A rated, non-isolated power module which utilizes a multiswitch-mode topology. This represents the 2nd generation of the PTH series power modules which include a reduced footprint and improved features.

Operating from an input voltage range of 5.5 V to 14 V, the PTH08T210W requires a single resistor to set the output voltage to any value over the range, 0.7 V to 3.6 V. The wide input voltage range makes the PTH08T210W particularly suitable for advanced computing and server applications that uses a loosely regulated 8-V to 12-V intermediate distribution bus. The module uses double-sided surface mount construction to provide a low profile and compact footprint. Package options include both through-hole and surface mount configurations that are lead (Pb) free and RoHS compatible.

A new feature included in this 2nd generation of PTH and PTV modules is TurboTrans™ technology (patent pending). TurboTrans technology allows the transient response of the regulator to be optimized externally, resulting in a reduction of output voltage deviation following a load transient and a reduction in required output capacitance. This feature also offers enhanced stability when used with ultra-low ESR output capacitors.

The PTH08T210W incorporates a comprehensive list of standard features. They include on/off inhibit, a differential remote output voltage sense which ensures tight load regulation, and an output overcurrent and overtemperature shutdown to protect against load faults. A programmable undervoltage lockout allows the turn-on voltage threshold to be customized. AutoTrack™ sequencing is a feature which simplifies the simultaneous power-up and power-down of multiple modules in a power system by allowing the outputs to track a common voltage.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
PTH08T210W	ECP	34.8 mm × 18.75 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



UDG-05097

Simplified Application Track TurboTrans™ R_{TT} 1% 0.05 W 14 13 Track TT (Optional) ۷I 10 +Sense 2,6 V_{I} +Sense 5, 9 PTH08T210W ٧o Inhibit INH/UVLO 0 -Sense L **GND** GND V_OAdj 0 C_O 470 μF (Required) 3,4 7,8 12 R_{SET} 1% 0.05 W Α R_{UVLO} C_I 470 μF D 1% 0.05 W (Required) (Opional) (Required) -Sense GND **GND**

R_{SET} is required to set the output voltage higher than 0.7 V. See the *Electrical Characteristics* table.



Table of Contents

1	Features 1		7.2 Feature Description	10
2	Applications 1	8	Application and Implementation	12
3	Description 1		8.1 Application Information	12
4	Revision History3		8.2 Typical Application	12
5	Pin Configuration and Functions 4	9	Device and Documentation Support	28
6	Specifications5		9.1 Receiving Notification of Documentation Updates	s <mark>28</mark>
•	6.1 Absolute Maximum Ratings 5		9.2 Community Resources	28
	6.2 Recommended Operating Conditions		9.3 Trademarks	28
	6.3 Electrical Characteristics		9.4 Electrostatic Discharge Caution	28
	6.4 Typical Characteristics		9.5 Glossary	28
_	6.5 Typical Characteristics9	10	Mechanical, Packaging, and Orderable Information	29
1	Detailed Description 10 7.1 Overview: TurboTrans™ Technology 10		10.1 Tape and Reel and Tray Drawings	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision I (March 2009) to Revision J

Page

Changed typical overcurrent protection threshold (I_{LIM}) from "55 A" to "50 A" in Electrical Characteristics table



5 Pin Configuration and Functions




Table 1. Pin Functions

PIN		DESCRIPTION						
NAME	NO.	DESCRIPTION						
VI	2, 6	The positive input voltage power node to the module, which is referenced to common GND.						
Vo	5, 9	The regulated positive power output with respect to the GND.						
GND	3, 4 7, 8	This is the common ground connection for the V_1 and V_0 power connections. It is also the 0 V_{dc} reference for the control inputs.						
Inhibit ⁽¹⁾ / UVLO adjust	1	The Inhibit pin is an open-collector/drain, negative logic input that is referenced to GND. Applying a low level ground signal to this input disables the module's output and turns off the output voltage. When the Inhibit control is active, the input current drawn by the regulator is significantly reduced. If the Inhibit pin is left open-circuit, the module produces an output whenever a valid input source is applied. This input is not compatible with TTL logic devices and should not be tied to $V_{\rm I}$ or any other voltage.						
over adjust		This pin is also used for input undervoltage lockout (UVLO) programming. Connecting a resistor from this pin to GND (pin 3) allows the ON threshold of the UVLO to be adjusted higher than the default value. For more information, see the Application Information section.						
V _o Adjust 12		A 0.1 W 1% resistor must be directly connected between this pin and pin 8 (GND) to set the output voltage to a value higher than 0.7 V. The temperature stability of the resistor should be 100 ppm/°C (or better). The setpoint range for the output voltage is from 0.7 V to 3.6 V. If left open circuit, the output voltage will default to its lowest value. For further information, on output voltage adjustment see the related application note. The specification table gives the preferred resistor values for a number of standard output voltages.						
+ Sense	10	The sense input allows the regulation circuit to compensate for voltage drop between the module and the load. For optimal voltage accuracy, +Sense must be connected to V_0 , very close to the load.						
- Sense	11	The sense input allows the regulation circuit to compensate for voltage drop between the module and the load. For optimal voltage accuracy, –Sense must be connected to GND (pin 8), very close to the load.						
Track	14	This is an analog control input that enables the output voltage to follow an external voltage. This pin becomes active typically 20 ms after the input voltage has been applied, and allows direct control of the output voltage from 0 V up to the nominal set-point voltage. Within this range the module's output voltage follows the voltage at the Track pin on a volt-for-volt basis. When the control voltage is raised above this range, the module regulates at its set-point voltage. The feature allows the output voltage to rise simultaneously with other modules powered from the same input bus. If unused, this input should be connected to V _I .						
		NOTE: Due to the undervoltage lockout feature, the output of the module cannot follow its own input voltage during power up. For more information, see the related application note.						
TurboTrans™	13	This input pin adjusts the transient response of the regulator. To activate the <i>TurboTrans</i> TM technology feature, a 1%, 50 mW resistor must be connected between this pin and pin 10 (+Sense) very close to the module. For a given value of output capacitance, a reduction in peak output voltage deviation is achieved by using this feature. If unused, this pin must be left open-circuit. External capacitance must never be connected to this pin. The resistance requirement can be selected from the TurboTrans TM resistor table in the Application Information section.						

(1) Denotes negative logic: Open = Normal operation, Ground = Function active



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

				MIN	MAX	UNIT
	Signal input voltage	Track control (pin 14)		-0.3	V _I + 0.3	V
T _A	Operating temperature range	Over V _I range	Over V _I range		85	
		Surface temperature of module	PTH08T210WAD			
T _{wave}	Wave soldering temperature	body or pins (5 second maximum)	PTH08T210WAH		260	
_	O-life and floor to a second and	Surface temperature of module	PTH08T210WAS		235 ⁽²⁾ 260 ⁽²⁾ °C	00
T _{reflow}	Solder reflow temperature	body or pins	PTH08T210WAZ			30
T _{stg}	Storage temperature	Storage temperature of module repackage	moved from shipping	- 55	125	
T _{pkg}	Packaging temperature	Shipping Tray or Tape and Reel st temperature	torage or bake		45	
	Mechanical shock	Per Mil-STD-883D, Method 2002.3 mounted	Per Mil-STD-883D, Method 2002.3 1 msec, ½ sine, mounted			
	Mechanical vibration	Mil-STD-883D, Method 2007.2 20-		15		
	Weight			8.5	grams	
	Flammability	Meets UL94V-O				

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Input Voltage	V _I	5.5	14	٧
Output Voltage	Vo	0.7	3.6	٧
Output Current	I _O	0	30	Α
Operating Ambient Temperature	T _A	-40	85	°C

Copyright © 2005–2017, Texas Instruments Incorporated

⁽²⁾ During reflow of surface mount package version do not elevate peak temperature of the module, pins or internal components above the stated maximum.



6.3 Electrical Characteristics

 T_{A} =25°C, V_{I} = 12 V, V_{O} = 3.3 V, C_{I} = 470 μ F, C_{O} = 470 μ F OS-CON, and I_{O} = I_{O} max (unless otherwise stated)

	PARAMETER		TEST CONDITIONS	S	MIN	TYP	MAX	UNIT
				25°C, natural convection	0		25	
lo	Output current			60°C, 200 LFM	0		30	Α
V _I	Input voltage range	Over I _O range			5.5		14	V
	Output adjust range	Over I _O range			0.7		3.6	V
	Set-point voltage tolerance						±1 ⁽¹⁾	%V _o
Vo	Temperature variation	$-40^{\circ}\text{C} < \text{T}_{\text{A}} < 85^{\circ}$	C		±0.3		%V _o	
	Line regulation	Over V _I range			±4		mV	
	Load regulation	Over I _O range				±7		mV
	Total output variation	Includes set-poin	t, line, load, -40° C $\leq T_A \leq$	85°C			±1.5 ⁽¹⁾	%V _o
			R	$_{SET}$ = 1.62 k Ω , V_{O} = 3.3 V		93%		
			R	$_{SET} = 5.23 \text{ k}\Omega, V_{O} = 2.5 \text{ V}$		91%		
			R	$_{SET}$ = 12.7 k Ω , V_{O} = 1.8 V		89%		
η	Efficiency	I _O = 26 A	R	$_{SET}$ = 19.6 k Ω , V_{O} = 1.5 V		89%		
			R		87%			
			R		84%			
				Open, $V_0 = 0.7 \text{ V}$		80%		
	V _O Ripple (peak-to- peak)	20-MHz bandwid	th		25		mV_PP	
LIM	Overcurrent threshold	Reset, followed b	y auto-recovery		50		Α	
tr			w/o TurboTrans	Recovery time		50		μs
ΔV_{tr}			$C_{O} = 470 \ \mu F$	V _O over/undershoot		150		mV
tr		2.5 A/µs load		Recovery time		50		μs
ΔV_{tr}	Transient response	step 50 to 100% I _O max	w/o TurboTrans $C_O = 940 \mu F$, Type C	V _O over/undershoot		125		mV
trTT			w/ TurboTrans	Recovery time		50		μs
V_{trTT}			$C_O = 940 \mu F$, Type C	V _O over/undershoot		85		mV
l _{IL}	Track input current (pin 14)	Pin to GND					-130 ⁽²⁾	μΑ
dV _{track} /dt	Track slew rate capability	$C_O \le C_O \text{ (max)}$					1	V/ms
	Adjustable			V _I increasing		5	5.5	
JVLO _{ADJ}	Undervoltage lockout (pin 1)	Pin 1 open		V _I decreasing		4.1		V
	1 1 1 1 2 4 1 4 1	Input high voltage	e (V _{IH})				Open ⁽³⁾	V
	Inhibit control (pin 1)	Input low voltage (V _{IL})			-0.2		0.6	•
		Input low current	(I _{IL})			125		μΑ
in	Input standby current	Inhibit (pin 1) to 0	GND, Track (pin 14) open			3		mA
f _s	Switching frequency	Over V _I and I _O ra	nges			480		kHz
Cı	External input capacitance				470 (4)			μF

Submit Documentation Feedback

Copyright © 2005–2017, Texas Instruments Incorporated

⁽¹⁾ The set-point voltage tolerance is affected by the tolerance and stability of R_{SET}. The stated limit is unconditionally met if R_{SET} has a tolerance of 1% with 100 ppm/°C or better temperature stability.

⁽²⁾ A low-leakage (<100 nA), open-drain device, such as MOSFET or voltage supervisor IC, is recommended to control pin 14. The open-circuit voltage is less than 5 Vdc.

⁽³⁾ This control pin has an internal pullup. If it is left open-circuit, the module operates when input power is applied. A small, low-leakage (<100 nA) MOSFET is recommended for control. The open-circuit voltage is less than 5 Vdc. For additional information, see the related application note.

⁽⁴⁾ A 470 μF electrolytic input capacitor is required for proper operation. The capacitor must be rated for a minimum of 500 mA rms of ripple current.



Electrical Characteristics (continued)

 T_A =25°C, V_I = 12 V, V_O = 3.3 V, C_I = 470 μ F, C_O = 470 μ F OS-CON, and I_O = I_O max (unless otherwise stated)


	PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT	
		w/out TurboTrans	Capacitance	Nonceramic	470 ⁽⁵⁾	12,000 (6)	
			Value	Ceramic		5000	μF
(:-	External output capacitance		Equivalent series resistance (nonceramic)		3 (7)		mΩ
		w/ TurboTrans	Capacitance Value		See TT chart ⁽⁸⁾	12,000 ⁽⁹⁾	μF
			Capacitance × ESR product (C _O × ESR)			10,000 (10)	$\mu F \times m\Omega$
MTBF	Reliability	Per Bellcore TR-332, 50% stress, T _A = 40°C, ground benign			3.6	<u> </u>	10 ⁶ Hr

- (5) A minimum value of external output capacitor is required for proper operation. Adding additional capacitance at the load further improves transient response. See the Capacitor Application Information section for more guidance.
- (6) This is the calculated maximum. This value includes both ceramic and non-ceramic capacitors. The minimum ESR requirement often results in a lower value. See the related Application Information for more guidance.
- (7) This is the minimum ESR for all the electrolytic (nonceramic) capacitance. Use 5 mΩ as the minimum when using manufacturer's max-ESR values to calculate.
- (8) Minimum capacitance will be determined by your transient deviation requirement. A corresponding resistor, R_{TT} is required for proper operation. See the TurboTrans Selection section for guidance in selecting the capacitance and R_{TT} value.
- (9) This is the calculated maximum. This value includes both ceramic and non-ceramic capacitors.
- (10) When calculating the Capacitance x ESR product use the capacitance and ESR values of a single capacitor. For an output capacitor bank of several capacitor types and values, calculate the C x ESR product using the values of the capacitor that makes up the majority of the capacitance.



6.4 Typical Characteristics

 $^{(11)}(^{12)}V_{I} = 12 \ V^{(12)}$




- (11) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 1, Figure 2, and Figure 3.
- (12) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 100 mm × 100 mm double-sided PCB with 2 oz. copper. Applies to Figure 5 and Figure 4.



6.5 Typical Characteristics

 $^{(13)}(^{14)}V_1 = 8 V^{(12)}$



- (13) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 6, Figure 7, and Figure 8.
- (14) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 100 mm × 100 mm double-sided PCB with 2 oz. copper. Applies to Figure 9 and Figure 10.

Copyright © 2005–2017, Texas Instruments Incorporated



7 Detailed Description


7.1 Overview: TurboTrans™ Technology

TurboTrans technology is a feature introduced in the T2 generation of the PTH/PTV family of power modules. TurboTrans technology optimizes the transient response of the regulator with added external capacitance using a single external resistor. The benefits of this technology include: reduced output capacitance, minimized output voltage deviation following a load transient, and enhanced stability when using ultra-low ESR output capacitors. The amount of output capacitance required to meet a target output voltage deviation, is reduced with TurboTrans activated. Likewise, for a given amount of output capacitance, with TurboTrans engaged, the amplitude of the voltage deviation following a load transient will be reduced. Applications requiring tight transient voltage tolerances and minimized capacitor footprint area benefit from this technology.

7.2 Feature Description

7.2.1 Soft-Start Power Up

The Auto-Track feature allows the power-up of multiple PTH/PTV modules to be directly controlled from the Track pin. However in a stand-alone configuration, or when the Auto-Track feature is not being used, the Track pin should be directly connected to the input voltage, V_I. (see Figure 11)






Figure 11. Power-Up Application Circuit

Figure 12. Power-Up Waveform

When the Track pin is connected to the input voltage the Auto-Track function is permanently disengaged. This allows the module to power up entirely under the control of its internal soft-start circuitry. When power up is under soft-start control, the output voltage rises to the set-point at a quicker and more linear rate. From the moment a valid input voltage is applied, the soft-start control introduces a short time delay (typically 8 ms–15 ms) before allowing the output voltage to rise. The output then progressively rises to the module's setpoint voltage.

Figure 12 shows the soft-start power-up characteristic of the PTH08T210W operating from a 12-V input bus and configured for a 3.3-V output. The waveforms were measured with a 20-A constant current load and the Auto-Track feature disabled. The initial rise in input current when the input voltage first starts to rise is the charge current drawn by the input capacitors. Power-up is complete within 25 ms.

7.2.2 Remote Sense

Products with this feature incorporate one or two remote sense pins. Remote sensing improves the load regulation performance of the module by allowing it to compensate for any IR voltage drop between its output and the load. An IR drop is caused by the high output current flowing through the small amount of pin and trace resistance.



Feature Description (continued)

To use this feature simply connect the Sense pins to the corresponding output voltage node, close to the load circuit. If a sense pin is left open-circuit, an internal low-value resistor (15- Ω or less) connected between the pin and the output node, ensures the output remains in regulation.

With the sense pin connected, the difference between the voltage measured directly between the V_O and GND pins, and that measured at the Sense pins, is the amount of IR drop being compensated by the regulator. This should be limited to a maximum of 0.3 V.

CAUTION

The remote sense feature is not designed to compensate for the forward drop of nonlinear or frequency dependent components that may be placed in series with the converter output. Examples include OR-ing diodes, filter inductors, ferrite beads, and fuses. When these components are enclosed by the remote sense connection they are effectively placed inside the regulation control loop, which can adversely affect the stability of the regulator.

Copyright © 2005–2017, Texas Instruments Incorporated



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.2 Typical Application




Figure 13. Typical TurboTrans Application Schematic

8.2.1 Detailed Design Procedure

8.2.1.1 Capacitor Recommendations

8.2.1.1.1 Input Capacitor (Required)

The size and value of the input capacitor is determined by the converter transient performance capability. The minimum amount of required input capacitance is 470 μ F, with an RMS ripple current rating of 500 mA. This minimum value assumes that the converter is supplied with a responsive, low inductance input source. This source should have ample capacitive decoupling, and be distributed to the converter via PCB power and ground planes.

For high-performance/transient applications, or wherever the input source performance is degraded, $1000 \, \mu F$ of input capacitance is recommended. The additional input capacitance above the minimum level insures an optimized performance.

Ripple current (rms) rating, less than $100~\text{m}\Omega$ of equivalent series resistance (ESR), and temperature are the main considerations when selecting input capacitors. The ripple current reflected from the input of the PTH08T210W module is moderate to low. Therefore any good quality, computer-grade electrolytic capacitor will have an adequate ripple current rating.



Regular tantalum capacitors are not recommended for the input bus. These capacitors require a recommended minimum voltage rating of 2 x (maximum dc voltage + ac ripple). This is standard practice to ensure reliability. No tantalum capacitors were found with a sufficient voltage rating to meet this requirement. When the operating temperature is below 0°C, the ESR of aluminum electrolytic capacitors increases. For these applications, Os-Con, poly-aluminum, and polymer-tantalum types should be considered. Adding one or two ceramic capacitors to the input attenuates high-frequency reflected ripple current.

8.2.1.1.2 TurboTrans Output Capacitor

The PTH08T210W requires a minimum output capacitance of 470 μF. The required capacitance above 470 μF will be determined by actual transient deviation requirements.

TurboTrans allows the designer to optimize the capacitance load according to the system transient design requirement. High quality, ultra-low ESR capacitors are required to maximize TurboTrans effectiveness. Capacitors with a capacitance (μF) × ESR ($m\Omega$) product of $\leq 10,000 \text{ m}\Omega \times \mu F$ are required.

Working Example:

A bank of 6 identical capacitors, each with a capacitance of 680 μ F and 5 m Ω ESR, has a C x ESR product of 3400 μFxmΩ (680 μF × 5 mΩ).

Using TurboTrans in conjunction with the high quality capacitors (capacitance (μF) x ESR ($m\Omega$)) reduces the overall capacitance requirement while meeting the minimum transient amplitude level.

Table 2 includes a preferred list of capacitors by type and vendor. See the Output Bus / TurboTrans column.

Note: See the TurboTrans Technology Application Notes within this document for selection of specific capacitance.

8.2.1.1.3 Non-TurboTrans Output Capacitor

The PTH08T210W requires a minimum output capacitance of 470 μF. Non-TurboTrans applications must observe minimum output capacitance ESR limits.

A combination of 200 μ F of ceramic capacitors plus low ESR (15 m Ω to 30 m Ω) Os-Con electrolytic/tantalum type capacitors can be used. When using Polymer tantalum types, tantalum type, or Oscon types only, the capacitor ESR bank limit is 3 m Ω to 5 m Ω . (Note: no ceramic capacitors are required). This is necessary for the stable operation of the regulator. Additional capacitance can be added to improve the module's performance to load transients. High quality computer-grade electrolytic capacitors are recommended. Aluminum electrolytic capacitors provide adequate decoupling over the frequency range, 2 kHz to 150 kHz, and are suitable when ambient temperatures are above -20°C. For operation below -20°C, tantalum, ceramic, or Os-Con type capacitors are necessary.

When using a combination of one or more non-ceramic capacitors, the calculated equivalent ESR should be no lower than 2 m Ω (4 m Ω when calculating using the manufacturer's maximum ESR values). A list of preferred low-ESR type capacitors, are identified in Table 2.

8.2.1.1.4 Ceramic Capacitors

Above 150 kHz the performance of aluminum electrolytic capacitors is less effective. Multilayer ceramic capacitors have very low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input as well as improve the transient response of the output.

When used on the output their combined ESR is not critical as long as the total value of ceramic capacitors, with values between 10 µF and 100 µF, does not exceed 5000 µF (non-TurboTrans). In TurboTrans applications, when ceramic capacitors are used on the output bus, total capacitance including bulk and ceramic types is not to exceed 12,000 μF.

Product Folder Links: PTH08T210W



8.2.1.1.5 Tantalum, Polymer-Tantalum Capacitors

Tantalum type capacitors are only used on the output bus, and are recommended for applications where the ambient operating temperature is less than 0°C. The AVX TPS series and Kemet capacitor series are suggested over many other tantalum types due to their higher rated surge, power dissipation, and ripple current capability. As a caution, many general-purpose tantalum capacitors have higher ESR, reduced power dissipation, and lower ripple current capability. These capacitors are also less reliable due to their reduced power dissipation and surge current ratings. Tantalum capacitors that have no stated ESR or surge current rating are not recommended for power applications.

8.2.1.1.6 Capacitor Table

Table 2 identifies the characteristics of capacitors from a number of vendors with acceptable ESR and ripple current (rms) ratings. The recommended number of capacitors required at both the input and output buses is identified for each capacitor type.

This is not an extensive capacitor list. Capacitors from other vendors are available with comparable specifications. Those listed are for guidance. The RMS ripple current rating and ESR (at 100 kHz) are critical parameters necessary to ensure both optimum regulator performance and long capacitor life.

8.2.1.1.7 Designing for Fast Load Transients

The transient response of the dc/dc converter has been characterized using a load transient with a di/dt of 2.5 A/µs. The typical voltage deviation for this load transient is given in the Electrical Characteristics table using the minimum required value of output capacitance. As the di/dt of a transient is increased, the response of a converter's regulation circuit ultimately depends on its output capacitor decoupling network. This is an inherent limitation with any dc/dc converter once the speed of the transient exceeds its bandwidth capability.

If the target application specifies a higher di/dt or lower voltage deviation, the requirement can only be met with additional low ESR ceramic capacitor decoupling. Generally, with 50% load steps at > 100 A/ μ s, adding multiple 10 μ F ceramic capacitors, 3225 case size, plus 10 \times 1 μ F, including numerous high frequency ceramics (\leq 0.1 μ F) are all that is required to soften the transient higher frequency edges. Special attention is essential with regards to location, types, and position of higher frequency ceramic and lower ESR bulk capacitors. DSP, FPGA and ASIC vendors identify types, location and capacitance required for optimum performance of the high frequency devices. The details regarding the PCB layout and capacitor/component placement are important at these high frequencies. Low impedance buses and unbroken PCB copper planes with components located as close to the high frequency processor are essential for optimizing transient performance. In many instances additional capacitors may be required to insure and minimize transient aberrations.



Table 2. Input/Output Capacitors(1)

		Сар	acitor Ch	aracteristics		Quantity			
Capacitor Vendor,			Max.	Max			Outpu	t Bus	
Type Series (Style)	Working Voltage	Value (µF)	ESR at 100 kHz	Ripple Current at 85°C (Irms)	Physical Size (mm)	Input Bus	No TurboTrans	TurboTrans (Cap Type) ⁽²⁾	Vendor Part No.
Panasonic	25 V	1000	0.043Ω	>1690 mA	16 × 15	1	≥ 2 ⁽³⁾	N/R (4)	EEUFC1E102S
FC (Radial)	25 V	1800	0.029Ω	2205 mA	16 × 20	1	≥ 1 ⁽³⁾	N/R (4)	EEUFC1E182
FC(SMD)	25 V	2200	0.028Ω	>2490 mA	18 × 21,5	1	≥ 1 ⁽³⁾	N/R (4)	EEVFC1E222N
FK(SMD)	25 V	1000	0.060Ω	1100 mA	12,5×13,5	1	≥ 2 ⁽⁵⁾	N/R (4)	EEVFK1V102Q
United Chemi-Con									
PTB, Poly-Tantalum(SMD)	6.3 V	470	0.025Ω	2600 mA	7,3x4,3x2.8	$N/R^{(6)}$	2 - 4 ⁽³⁾	C ≥ 2 ⁽²⁾	6PTB477MD8TER
LXZ, Aluminum (Radial)	25 V	680	0.068Ω	1050 mA	10 × 16	1	1 - 3 ⁽³⁾	N/R (4)	LXZ25VB681M10X20LL
PS, Poly-Alum(Radial)	16 V	330	0.014Ω	5060 mA	10 × 12,5	2	2 - 3	B ≥ 2 ⁽²⁾	16PS330MJ12
PXA, Poly-Alum(SMD)	16 V	330	0.014Ω	5050 mA	10 × 12,2	2	2 - 3	B ≥ 2 ⁽²⁾	PXA16VC331MJ12TP
PS, Poly-Alum(Radial)	6.3 V	680	0.010Ω	5500 mA	10 × 12,5	$N/R^{(6)}$	1 - 2	C ≥ 1 ⁽²⁾	6PS680MJ12
PXA, Poly-Alum(Radial)	6.3 V	470	0.012Ω	4770 mA	8 × 12,2	$N/R^{(6)}$	1 - 2	C ≥ 1 ⁽²⁾	PXA6.3VC471MH12TP
Nichicon, Aluminum	25 V	470	0.070Ω	985 mA	12,5 × 15	1	≥ 2 ⁽³⁾	N/R (4)	UPM1E471MHH6
HD (Radial)	25 V	470	0.038Ω	1430 mA	10 × 16	1	≥ 2 ⁽³⁾	N/R (4)	UHD1E471MHR
PM (Radial)	35 V	560	0.048Ω	1360 mA	16 × 15	1	≥ 2 ⁽³⁾	N/R (4)	UPM1V561MHH6
Panasonic, Poly-Alum	2.0 V	390	0.005Ω	4000 mA	7,3×4,3×4,2	N/R (6)	N/R (6)	B ≥ 2 ⁽²⁾	EEFSE0J391R(V _O ≤1.6V) ⁽⁷⁾
Sanyo									
TPE, Poscap (SMD)	6.3 V	470	0.018Ω	3500 mA	$7,3 \times 4,3$	$N/R^{(6)}$	1 - 3	C ≥ 1 ⁽²⁾	6TPE470MI
TPE Poscap(SMD)	2.5 V	470	0.007Ω	4400 mA	$7,3 \times 4,3$	$N/R^{(6)}$	1 - 2	B ≥ 2 ⁽²⁾	$2R5TPE470M7(V_O \le 1.8 \text{ V})^{(7)}$
TPD Poscap (SMD)	2.5 V	1000	0.005Ω	6100 mA	7,3 × 4,3	$N/R^{(6)}$	1	B ≥ 1 ⁽²⁾	$2R5TPD1000M5(V_0 \le 1.8 \text{ V})^{(7)}$
SA, Os-Con (Radial)	16 V	470	0.020Ω	>6080 mA	16 × 23	1	1 - 4	N/R (4)	16SA470M
SP Oscon (Radial)	10 V	470	0.015	>4500 mA	10 × 11,5	N/R (6)	1 - 3	C ≥ 2 ⁽²⁾	10SP470M
SEPC, Os-Con (Radial)	16 V	470	0.010Ω	>4700 mA	10 × 13	1	1 - 2	B ≥ 1 ⁽²⁾	16SEPC470M
SVPA, Os-Con (SMD)	6.3 V	470	0.020Ω	4700mA	10 × 10,3	N/R (6)	1 - 4 ⁽³⁾	C ≥ 1 ⁽²⁾ (3)	6SVPA470M

(1) Capacitor Supplier Verification

Please verify availability of capacitors identified in this table. Capacitor suppliers may recommend alternative part numbers because of limited availability or obsolete products. In some instances, the capacitor product life cycle may be in decline and have short-term consideration for obsolescence.

RoHS, Lead-free and Material Details

See the capacitor suppliers regarding material composition, RoHS status, lead-free status, and manufacturing process requirements. Component designators or part number deviations can occur when material composition or soldering requirements are updated.

- Required capacitors with TurboTrans. See the TransTrans Application information for Capacitor Selection Capacitor Type Groups by ESR (Equivalent Series Resistance):
 - (a) Type A = $(100 < \text{capacitance} \times \text{ESR} \le 1000)$
 - (b) Type B = $(1,000 < \text{capacitance} \times \text{ESR} \le 5,000)$
 - (c) Type C = $(5,001 < \text{capacitance} \times \text{ESR} \le 10,000)$
- (3) Total bulk nonceramic capacitors on the output bus with ESR of $\geq 15 \text{m}\Omega$ to $\leq 30 \text{m}\Omega$ requires an additional $\geq 200 \text{ }\mu\text{F}$ of ceramic capacitor.
- (4) Aluminum Electrolytic capacitor not recommended for the TurboTrans due to higher ESR x capacitance products. Aluminum and higher ESR capacitors can be used in conjunction with lower ESR capacitance.
- Output bulk capacitor's maximum ESR is \geq 30 m Ω . Additional ceramic capacitance of \geq 200 μ F is required.
- N/R Not recommended. The voltage rating does not meet the minimum operating limits.
- The voltage rating of this capacitor only allows it to be used for output voltage that is equal to or less than 80% of the working voltage.

Product Folder Links: PTH08T210W



Table 2. Input/Output Capacitors⁽¹⁾ (continued)

		Capa	acitor Ch	aracteristics	•	Quantity			
Capacitor Vendor,			Max.	Max			Outpu	t Bus	
Type Series (Style)	Working Voltage			Ripple Current at 85°C (Irms)	Physical Size (mm)			TurboTrans (Cap Type) ⁽²⁾	Vendor Part No.
AVX, Tantalum, Series III	6.3 V	680	0.035Ω	>2400 mA	7,3×4,3×4,1	N/R (6)	2 - 7 ⁽³⁾	N/R (4)	TPSE477M010R0045
TPM Multianode	6.3 V	470	0.018Ω	>3800 mA	7,3×4,3×4,1	N/R (6)	2 - 3 ⁽³⁾	C ≥ 2 ⁽²⁾ (3)	TPME687M006#0018
TPS Series III (SMD)	4 V	1000	0.035Ω	2405 mA	7,3 × 5,7	N/R (6)	2 - 7 ⁽³⁾	N/R ⁽⁴⁾	TPSV108K004R0035 $(V_O \le 2.2 \text{ V})^{(7)}$
Kemet, Poly-Tantalum	6.3 V	470	0.018Ω	2700 mA	7,3×4.3×4	N/R (6)	1 - 3 ⁽³⁾	C ≥ 2 ⁽²⁾	T520X477M06ASE018
T520 (SMD)	6.3 V	470	0.010Ω	>5200 mA	7,3×4.3×4	N/R (6)	1 - 2	B ≥ 1 ⁽²⁾	T530X477M006ASE010
T530 (SMD)	6.3 V	470	0.005Ω	7300 mA	7,3×4.3×4	N/R (6)	1	B ≥ 1 ⁽²⁾	T530X477M006ASE005
T530 (SMD)	2.5 V	1000	0.005Ω	7300 mA	7,3×4.3×4	N/R (6)	1	B ≥ 1 ⁽²⁾	T530X108M2R5ASE005 $(V_O \le 2.0 \text{ V})^{(7)}$
Vishay-Sprague									
594D, Tantalum (SMD)	6.3 V	1000	0.030Ω	2890 mA	7,2×5,7×4,1	N/R (6)	1 - 6	N/R (4)	594D108X06R3R2TR2T
94SA, Os-con (Radial)	16 V	1000	0.015Ω	9740 mA	16 × 25	1	1 - 3	N/R (4)	94SA108X0016HBP
94SVP Os-Con(SMD)	16 V	330	0.017Ω	>4500 mA	10 × 12,7	2	2 - 3	C ≥ 1 ⁽²⁾	94SVP827X06R3F12
Kemet, Ceramic X5R	16 V	10	0.002Ω	-	3225	1	≥ 1 ⁽⁸⁾	A ⁽²⁾	C1210C106M4PAC
(SMD)	6.3 V	47	0.002Ω			N/R (6)	≥ 1 ⁽⁸⁾	A ⁽²⁾	C1210C476K9PAC
Murata, Ceramic X5R	6.3 V	100	0.002Ω	-	3225	N/R (6)	≥ 1 ⁽⁸⁾	A ⁽²⁾	GRM32ER60J107M
(SMD)	6.3 V	47				N/R (6)	≥ 1 ⁽⁸⁾	A ⁽²⁾	GRM32ER60J476M
	25 V	22				1	≥ 1 ⁽⁸⁾	A ⁽²⁾	GRM32ER61E226K
	16 V	10				1	≥ 1 ⁽⁸⁾	A ⁽²⁾	GRM32DR61C106K
TDK, Ceramic X5R	6.3 V	100	0.002Ω	-	3225	N/R (6)	≥ 1 ⁽⁸⁾	A ⁽²⁾	C3225X5R0J107MT
(SMD)	6.3 V	47				N/R (6)	≥ 1 ⁽⁸⁾	A ⁽²⁾	C3225X5R0J476MT
	16 V	10				1	≥ 1 ⁽⁸⁾	A ⁽²⁾	C3225X5R1C106MT0
	16 V	22				1	≥ 1 ⁽⁸⁾	A ⁽²⁾	C3225X5R1C226MT

⁽⁸⁾ Maximum ceramic capacitance on the output bus is ≤ 3000 μF. Any combination of the ceramic capacitor values is limited to 3000 μF for non-TurboTrans applications. The total capacitance is limited to 14,000 μF which includes all ceramic and non-ceramic types.

8.2.1.2 TurboTrans™ Selection

Utilizing TurboTrans requires connecting a resistor, R_{TT} , between the +Sense pin (pin 10) and the TurboTrans pin (pin 13). The value of the resistor directly corresponds to the amount of output capacitance required. All T2 products require a minimum value of output capacitance whether or not TurboTrans is used. For the PTH08T210W, the minimum required capacitance is 470 μ F. When using TurboTrans, capacitors with a capacitance × ESR product below 10,000 μ F × m Ω are required. (Multiply the capacitance (in μ F) by the ESR (in m Ω) to determine the capacitance × ESR product.) See the Capacitor Selection section of the datasheet for a variety of capacitors that meet this criteria.

Figure 14 through Figure 19, show the amount of output capacitance required to meet a desired transient voltage deviation with and without TurboTrans for several capacitor types; Type A (e.g. ceramic), Type B (e.g. polymertantalum), and Type C (e.g. OS-CON). To calculate the proper value of R_{TT}, first determine the required transient voltage deviation limits and magnitude of the transient load step. Next, determine what type of output capacitors to be used. (If more than one type of output capacitor is used, select the capacitor type that makes up the majority of the total output capacitance.) Knowing this information, use the chart in Figure 14 through Figure 19 that corresponds to the capacitor type selected. To use the chart, begin by dividing the maximum voltage deviation limit (in mV) by the magnitude of the load step (in Amps). This gives a mV/A value. Find this value on the Y-axis of the appropriate chart. Read across the graph to the 'With TurboTrans' plot. From this point, read down to the X-axis which lists the minimum required capacitance, C_O, to meet the transient voltage deviation. The required R_{TT} resistor value can then be calculated using Equation 1 or selected from the TurboTrans table. The TurboTrans tables include both the required output capacitance and the corresponding R_{TT} values to meet several values of transient voltage deviation for 25% (7.5 A), 50% (15 A), and 75% (22.5 A) output load steps.



The chart can also be used to determine the achievable transient voltage deviation for a given amount of output capacitance. Selecting the amount of output capacitance along the X-axis, reading up to the 'With TurboTrans' curve, and then over to the Y-axis, gives the transient voltage deviation limit for that value of output capacitance. The required R_{TT} resistor value can be calculated using Equation 1 or selected from the TurboTrans table.

As an example, let's look at a 12-V application requiring a 75 mV deviation during a 15 A, 50% load transient. A majority of 330 μ F, 10 m Ω output capacitors will be used. Use the 12 V, Type B capacitor chart, Figure 16. Dividing 75 mV by 15 A gives 5 mV/A transient voltage deviation per amp of transient load step. Select 5 mV/A on the Y-axis and read across to the 'With TurboTrans' plot. Following this point down to the X-axis gives us a minimum required output capacitance of approximately 1300 μ F. The required R_{TT} resistor value for 1300 μ F can then be calculated or selected from Figure 16. The required R_{TT} resistor is approximately 10.2 k Ω .

To see the benefit of TurboTrans, follow the 5 mV/A marking across to the *'Without TurboTrans'* plot. Following that point down shows that a minimum of 8200 μ F of output capacitance is required to meet the same transient deviation limit. This is the benefit of TurboTrans. A typical TurboTrans application schematic is shown in Figure 13.




Table 3. Type A TurboTrans Co Values and Required RTT Selection Table

Transien	t Voltage Deviat	ion (mV)	12 V	Input	8 V Input		
25% Load Step (7.5 A)	50% Load Step (15 A)	75% Load Step (22.5 A)	C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (Ω)	C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (Ω)	
130	260	390	470	open	580	127 k	
120	240	360	520	294 k	640	80.6 k	
110	220	330	580	127 k	710	54.9 k	
100	200	300	650	76.8 k	800	37.4 k	
90	180	270	740	47.5 k	900	26.7 k	
80	160	240	850	31.6 k	1050	17.8 k	
70	140	210	1000	20.5 k	1250	11.3 k	
60	120	180	1200	12.7 k	1500	6.65 k	
50	100	150	1500	6.65 k	1900	2.55 k	



Table 3. Type A TurboTrans C_O Values and Required R_{TT} Selection Table (continued)

	Transien	t Voltage Deviat	tion (mV)	12 V	Input	8 V Input		
Loa	25% ad Step 7.5 A)	50% Load Step (15 A)	75% Load Step (22.5 A)	C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (Ω)	C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (Ω)	
	40	80	120	2000	1.82 k	2600	0	
	30	60	90	4000	0	7800	0	

8.2.1.2.1 R_{TT} Resistor Selection

The TurboTrans resistor value, R_{TT} can be determined from the TurboTrans programming equation, see Equation 1.

$$R_{TT} = 40 \times \frac{1 - (C_O / 2350)}{5 \times (C_O / 2350) - 1} k\Omega$$
 (1)

Where C_O is the total output capacitance in μF . C_O values greater than or equal to 2350 μF require R_{TT} to be a short, 0Ω . (Equation 1 will result in a negative value for R_{TT} when $C_O \ge 2350 \ \mu F$.)




Table 4. Type B TurboTrans CoValues and Required RTT Selection Table

Transient	Voltage Devia	ation (mV)	12 V	Input	8 V Input		
25% Load Step (7.5 A)	50% Load Step (15 A)	75% Load Step (22.5 A)	C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (Ω)	C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (Ω)	
100	200	300	470	open	540	205 k	
90	180	270	500	499 k	620	93.1 k	
80	160	240	580	127 k	720	52.3 k	
70	140	210	680	63.4 k	840	32.4 k	
60	120	180	800	37.4 k	1000	20.5 k	
50	100	150	1000	20.5 k	1300	10.2 k	

Submit Documentation Feedback

Copyright © 2005–2017, Texas Instruments Incorporated



Table 4. Type B TurboTrans CoValues and Required R_{TT} Selection Table (continued)

Transient	Voltage Devia	ation (mV)	12 V	Input	8 V I	8 V Input		
25% Load Step (7.5 A)	50% Load Step (15 A)	75% Load Step (22.5 A)	C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (Ω)	C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (Ω)		
40	80	120	1300	10.2 k	1700	4.22 k		
30	60	90	1800	3.32 k	2300	221		
25	50	75	2200	698	4900	0		
20	40	60	5400	0	14000	0		

8.2.1.2.2 R_{TT} Resistor Selection

The TurboTrans resistor value, R_{TT} can be determined from the TurboTrans programming equation, see Equation 1.

 C_O values greater than or equal to 2350 μF require R_{TT} to be a short, 0Ω . (Equation 1 will result in a negative value for R_{TT} when $C_O \ge 2350 \mu F$.)




Table 5. Type C TurboTrans CoValues and Required R_{TT} Selection Table

Transient Voltage Deviation (mV)			12 V	Input	8 V Input		
25% Load Step (7.5 A)	50% Load Step (15 A)	75% Load Step (22.5 A)	C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (Ω)	C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (Ω)	
80	160	240	470	open	520	294 k	
70	140	210	560	158 k	620	93.1 k	
60	120	180	680	63.4 k	750	45.3 k	
50	100	150	850	31.6 k	940	24.3 k	
40	80	120	1100	15.8 k	1300	10.2 k	
35	70	105	1300	10.2 k	1500	6.65 k	

Submit Documentation Feedback Copyright © 2005-2017, Texas Instruments Incorporated

Product Folder Links: PTH08T210W

Table 5. Type C TurboTrans CoValues and Required R_{TT} Selection Table (continued)

Transient Voltage Deviation (mV)			12 V	Input	8 V Input		
25% Load Step (7.5 A)	50% Load Step (15 A)	75% Load Step (22.5 A)	C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (Ω)	C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (Ω)	
30	60	90	1600	5.36 k	1800	3.32 k	
25	50	75	2000	1.82 k	2200	698	
20	40	60	4000	0	5400	0	

8.2.1.2.3 R_{TT} Resistor Selection

The TurboTrans resistor value, R_{TT} can be determined from the TurboTrans programming equation, see Equation 1.

 C_O values greater than or equal to 2350 μF require R_{TT} to be a short, 0Ω . (Equation 1 will result in a negative value for R_{TT} when $C_O \ge 2350 \ \mu F$.)

8.2.1.3 Adjusting the Output Voltage

The V_O Adjust control (pin 12) sets the output voltage of the PTH08T210W. The adjustment range of the PTH08T210W is 0.7 V to 3.6 V. The adjustment method requires the addition of a single external resistor, R_{SET} , that must be connected directly between the V_O Adjust and GND pins. Table 6 gives the preferred value of the external resistor for a number of standard voltages, along with the actual output voltage that this resistance value provides.


For other output voltages, the value of the required resistor can either be calculated using the following formula, or simply selected from the range of values given in Table 7. Figure 20 shows the placement of the required resistor.

$$R_{SET} = 30.1 \text{ k}\Omega \times \frac{0.7}{V_{O} - 0.7} - 6.49 \text{ k}\Omega$$
 (2)

Table 6. Preferred Values of R_{SET} for Standard Output Voltages

	02.	. •
V _O (Standard) (V)	R _{SET} (Preferred Value) (Ω)	V _O (Actual) (V)
3.3	1.62 k	3.298
2.5	5.23 k	2.498
2	9.76 k	1.997
1.8	12.7 k	1.798
1.5	19.6 k	1.508
1.2	35.7 k	1.199
1	63.4 k	1.001
0.7	Open	0.700





- (1) Use a 0.05 W resistor. The tolerance should be 1%, with temperature stability of 100 ppm/°C (or better). Place the resistor as close to the regulator as possible. Connect the resistor directly between pins 12 and 8 using dedicated PCB traces.
- (2) Never connect capacitors from V_O Adjust to either GND or V_O. Any capacitance added to the V_O Adjust pin affects the stability of the regulator.

Figure 20. Vo Adjust Resistor Placement



Table 7. Output Voltage Set-Point Resistor Values

V _a Required (V)	R _{SET} (kΩ)	V _a Required (V)	R _{SET} (kΩ)
0.70	Open	2.10	8.66
0.75	412	2.20	7.50
0.80	205	2.30	6.65
0.85	133	2.40	5.90
0.90	97.6	2.50	5.23
0.95	78.7	2.60	4.64
1.00	63.4	2.70	4.02
1.10	46.4	2.80	3.57
1.20	35.7	2.90	3.09
1.30	28.7	3.00	2.67
1.40	23.7	3.10	2.26
1.50	19.6	3.20	1.96
1.60	16.9	3.30	1.62
1.70	14.7	3.40	1.30
1.80	12.7	3.50	1.02
1.90	11.0	3.60	0.768
2.00	9.76		



8.2.1.4 Undervoltage Lockout (UVLO)

The PTH08T210W power modules incorporate an input undervoltage lockout (UVLO). The UVLO feature prevents the operation of the module until there is sufficient input voltage to produce a valid output voltage. This enables the module to provide a clean, monotonic powerup for the load circuit, and also limits the magnitude of current drawn from the regulator's input source during the power-up sequence.

The UVLO characteristic is defined by the ON threshold (V_{THD}) voltage. Below the ON threshold the module does not produce an output. The Inhibit control becomes active when the input voltage is greater then 4.25 V. The hysterisis voltage, which is the difference between the ON and OFF threshold voltages, is nominally set at 900 mV. The hysterisis prevents start-up oscillations, which can occur if the input voltage droops slightly when the module begins drawing current from the input source.

8.2.1.5 UVLO Adjustment

The UVLO feature of the PTH08T210W module allows for limited adjustment of the *ON* threshold voltage. The adjustment is made via the *Inhbit/UVLO Prog* control pin (pin 1). When pin 1 is left open circuit, the *ON* threshold voltage is internally set to its default value. The *ON* threshold has a nominal voltage of 5.0 V, and the hysterisis 900 mV. This ensures that the module produces a regulated output when the minimum input voltage is applied. The *ON* threshold might need to be increased if the module is powered from a tightly regulated 12-V bus. This allows the *ON* threshold voltage to be set for a specified input voltage. Adjusting the threshold voltage prevents the module from operating if the input bus fails to completely rise to its specified regulation voltage.

Equation 3 determines the value of R_{THD} required to adjust V_{THD} to a new value. The default value is 5 V, and it may only be adjusted to a higher value.

$$R_{\text{UVLO}} = \frac{2590 - (24.9 \times (V_{\parallel} - 1))}{24.9 \times (V_{\parallel} - 1) - 100} k\Omega$$
(3)

Table 8 lists the standard resistor values for R_{IIVI O} for different options of the on-threshold (V_{THD}) voltage.

Table 8. Calculated Values of R_{UVLO} for Various Values of V_{THD}

V _{THD}	6.5 V	7.0 V	7.5 V	8.0 V	8.5 V	9.0 V	9.5 V	10.0 V	10.5 V
Ruyio	66.5 kΩ	49.9 kΩ	39.2 kΩ	32.4 kΩ	27.4 kΩ	24.3 kΩ	21.5 kΩ	19.1 kΩ	17.4 kΩ




Figure 21. UVLO Program Resistor Placement



8.2.1.6 Output On/Off Inhibit

For applications requiring output voltage on/off control, the PTH08T210W incorporates an output Inhibit control pin. The inhibit feature can be used wherever there is a requirement for the output voltage from the regulator to be turned off.

The power modules function normally when the Inhibit pin is left open-circuit, providing a regulated output whenever a valid source voltage is connected to V₁ with respect to GND. The Inhibit function becomes active when the input voltage is greater than 4.25 V.

Figure 22 shows the typical application of the inhibit function. Note the discrete transistor (Q1). The Inhibit input has its own internal pull-up to a potential of 5 V. The input is not compatible with TTL logic devices and should not be tied to V_I. An open-collector (or open-drain) discrete transistor is recommended for control.




Figure 22. On/Off Inhibit Control Circuit

Figure 23. Power-Up Response from Inhibit Control

Turning Q1 on applies a low voltage to the Inhibit control pin and disables the output of the module. If Q1 is then turned off, the module executes a soft-start power-up sequence. A regulated output voltage is produced within 25 ms. Figure 23 shows the typical rise in both the output voltage and input current, following the turn-off of Q1. The turn off of Q1 corresponds to the rise in the waveform, Q1 V_{DS}. The waveforms were measured with a 20-A constant current load.

NOTE

When applying a low voltage (≤0.6 V) to the Inhibit control pin to turn off the module, the low side FET will immediately discharge any capacitance on the output bus. Depending on the amount and type of capacitors, this may induce a negative voltage transient that can momentarily go below GND potential. If turn-off control is desired, the Auto-Track pin can be used to the control ramp up and ramp down of the output voltage.

8.2.1.7 Overcurrent Protection

For protection against load faults, all modules incorporate output overcurrent protection. Applying a load that exceeds the regulator's overcurrent threshold causes the regulated output to shut down. Following shutdown, a module periodically attempts to recover by initiating a soft-start power-up. This is described as a hiccup mode of operation, whereby the module continues in a cycle of successive shutdown and power up until the load fault is removed. During this period, the average current flowing into the fault is significantly reduced. Once the fault is removed, the module automatically recovers and returns to normal operation.



8.2.1.8 Overtemperature Protection (OTP)

A thermal shutdown mechanism protects the module's internal circuitry against excessively high temperatures. A rise in the internal temperature may be the result of a drop in airflow, or a high ambient temperature. If the internal temperature exceeds the OTP threshold, the module's Inhibit control is internally pulled low. This turns the output off. The output voltage drops as the external output capacitors are discharged by the load circuit. The recovery is automatic, and begins with a soft-start power up. It occurs when the sensed temperature decreases by about 10°C below the trip point.

The overtemperature protection is a last resort mechanism to prevent thermal stress to the regulator. Operation at or close to the thermal shutdown temperature is not recommended and reduces the long-term reliability of the module. Always operate the regulator within the specified safe operating area (SOA) limits for the worst-case conditions of ambient temperature and airflow.

8.2.1.9 Auto-Track™ Function

The Auto-Track function is unique to the PTH/PTV family, and is available with all POLA products. Auto-Track was designed to simplify the amount of circuitry required to make the output voltage from each module power up and power down in sequence. The sequencing of two or more supply voltages during power up is a common requirement for complex mixed-signal applications that use dual-voltage VLSI ICs such as the TMS320™ DSP family, microprocessors, and ASICs.

8.2.1.9.1 How Auto-Track™ Works

Auto-Track works by forcing the module output voltage to follow a voltage presented at the *Track* control pin ⁽¹⁾. This control range is limited to between 0 V and the module set-point voltage. Once the track-pin voltage is raised above the set-point voltage, the module output remains at its set-point ⁽²⁾. As an example, if the *Track* pin of a 2.5-V regulator is at 1 V, the regulated output is 1 V. If the voltage at the *Track* pin rises to 3 V, the regulated output does not go higher than 2.5 V.

When under Auto-Track control, the regulated output from the module follows the voltage at its *Track* pin on a volt-for-volt basis. By connecting the *Track* pin of a number of these modules together, the output voltages follow a common signal during power up and power down. The control signal can be an externally generated master ramp waveform, or the output voltage from another power supply circuit ⁽³⁾. For convenience, the *Track* input incorporates an internal RC-charge circuit. This operates off the module input voltage to produce a suitable rising waveform at power up.

8.2.1.9.2 Typical Application

The basic implementation of Auto-Track allows for simultaneous voltage sequencing of a number of Auto-Track compliant modules. Connecting the *Track* inputs of two or more modules forces their track input to follow the same collective RC-ramp waveform, and allows their power-up sequence to be coordinated from a common Track control signal. This can be an open-collector (or open-drain) device, such as a power-up reset voltage supervisor IC. See U3 in Figure 24.

To coordinate a power-up sequence, the Track control must first be pulled to ground potential. This should be done at or before input power is applied to the modules. The ground signal should be maintained for at least 20 ms after input power has been applied. This brief period gives the modules time to complete their internal soft-start initialization ⁽⁴⁾, enabling them to produce an output voltage. A low-cost supply voltage supervisor IC, that includes a built-in time delay, is an ideal component for automatically controlling the Track inputs at power up.

Figure 24 shows how the TL7712A supply voltage supervisor IC (U3) can be used to coordinate the sequenced power up of PTH08T210W modules. The output of the TL7712A supervisor becomes active above an input voltage of 3.6 V, enabling it to assert a ground signal to the common track control well before the input voltage has reached the module's undervoltage lockout threshold. The ground signal is maintained until approximately 28 ms after the input voltage has risen above U3's voltage threshold, which is 10.95 V. The 28-ms time period is controlled by the capacitor C3. The value of 2.2 µF provides sufficient time delay for the modules to complete their internal soft-start initialization. The output voltage of each module remains at zero until the track control voltage is allowed to rise. When U3 removes the ground signal, the track control voltage automatically rises. This causes the output voltage of each module to rise simultaneously with the other modules, until each reaches its respective set-point voltage.

Copyright © 2005–2017, Texas Instruments Incorporated Submit Docum



Figure 25 shows the output voltage waveforms after input voltage is applied to the circuit. The waveforms, V_O1 and V_O2 , represent the output voltages from the two power modules, U1 (3.3 V) and U2 (1.8 V), respectively. V_{TRK} , V_O1 , and V_O2 are shown rising together to produce the desired simultaneous power-up characteristic.

The same circuit also provides a power-down sequence. When the input voltage falls below U3's voltage threshold, the ground signal is re-applied to the common track control. This pulls the track inputs to zero volts, forcing the output of each module to follow, as shown in Figure 26. Power down is normally complete before the input voltage has fallen below the modules' undervoltage lockout. This is an important constraint. Once the modules recognize that an input voltage is no longer present, their outputs can no longer follow the voltage applied at their track input. During a power-down sequence, the fall in the output voltage from the modules is limited by the Auto-Track slew rate capability.

8.2.1.9.3 Notes on Use of Auto-Track™

- 1. The *Track* pin voltage must be allowed to rise above the module set-point voltage before the module regulates at its adjusted set-point voltage.
- 2. The Auto-Track function tracks almost any voltage ramp during power up, and is compatible with ramp speeds of up to 1 V/ms.
- 3. The absolute maximum voltage that may be applied to the *Track* pin is the input voltage V_I.
- 4. The module cannot follow a voltage at its track control input until it has completed its soft-start initialization. This takes about 20 ms from the time that a valid voltage has been applied to its input. During this period, it is recommended that the *Track* pin be held at ground potential.
- 5. The Auto-Track function is disabled by connecting the *Track* pin to the input voltage (V_I). When Auto-Track is disabled, the output voltage rises at a quicker and more linear rate after input power has been applied.






Figure 24. Sequenced Power Up and Power Down Using Auto-Track









9 Device and Documentation Support

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

9.3 Trademarks

POLA, TurboTrans, Auto-Track, AutoTrack, TMS320, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.5 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.



10 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

10.1 Tape and Reel and Tray Drawings





Tape and Reel and Tray Drawings (continued)



www.ti.com

17-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
PTH08T210WAD	Active	Production	Through-Hole	35 TIW TRAY	Exempt	(4) SN	(5) Level-1-235C-UNLIM/	-40 to 85	
			Module (ECP) 14				Level-3-260C-168HRS		
PTH08T210WAD.B	Active	Production	Through-Hole Module (ECP) 14	35 TIW TRAY	Exempt	SN	Level-1-235C-UNLIM/ Level-3-260C-168HRS	-40 to 85	
PTH08T210WAH	Active	Production	Through-Hole Module (ECP) 14	35 TIW TRAY	Exempt	SN	Level-1-235C-UNLIM/ Level-3-260C-168HRS	-40 to 85	
PTH08T210WAH.B	Active	Production	Through-Hole Module (ECP) 14	35 TIW TRAY	Exempt	SN	Level-1-235C-UNLIM/ Level-3-260C-168HRS	-40 to 85	
PTH08T210WAS	Active	Production	Surface Mount Module (ECQ) 14	35 TIW TRAY	No	SNPB	Level-1-235C-UNLIM/ Level-3-260C-168HRS	-40 to 85	
PTH08T210WAS.B	Active	Production	Surface Mount Module (ECQ) 14	35 TIW TRAY	No	SNPB	Level-1-235C-UNLIM/ Level-3-260C-168HRS	-40 to 85	
PTH08T210WAST	Active	Production	Surface Mount Module (ECQ) 14	250 SMALL T&R	No	SNPB	Level-1-235C-UNLIM/ Level-3-260C-168HRS	-40 to 85	
PTH08T210WAST.B	Active	Production	Surface Mount Module (ECQ) 14	250 SMALL T&R	No	SNPB	Level-1-235C-UNLIM/ Level-3-260C-168HRS	-40 to 85	
PTH08T210WAZ	Active	Production	Surface Mount Module (ECQ) 14	35 TIW TRAY	In-Work	SNAGCU	Level-3-260C-168 HR	-40 to 85	
PTH08T210WAZ.B	Active	Production	Surface Mount Module (ECQ) 14	35 TIW TRAY	In-Work	SNAGCU	Level-3-260C-168 HR	-40 to 85	
PTH08T210WAZT	Active	Production	Surface Mount Module (ECQ) 14	250 SMALL T&R	In-Work	SNAGCU	Level-3-260C-168 HR	-40 to 85	
PTH08T210WAZT.B	Active	Production	Surface Mount Module (ECQ) 14	250 SMALL T&R	In-Work	SNAGCU	Level-3-260C-168 HR	-40 to 85	

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.



PACKAGE OPTION ADDENDUM

www.ti.com 17-Oct-2025

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ECQ (R-PDSS-B14)

DOUBLE SIDED MODULE



NOTES: All linear dimensions are in inches (mm).

- This drawing is subject to change without notice.
- C.
- 2 place decimals are ±0.030 (±0,76mm). 3 place decimals are ±0.010 (±0,25mm). Recommended keep out area for user components.
- Power pin connection should utilize two or more vias to the interior power plane of 0.025 (0,63) I.D. per input, ground and output pin (or the electrical equivalent).
- Paste screen opening: 0.080 (2,03) to 0.085 (2,16). Paste screen thickness: 0.006 (0,15).
- H. Pad type: Solder mask defined.

I. All pins: Material - Copper Alloy
Finish - Tin (100%) over Nickel plate Solder Ball - See product data sheet.

J. Dimension prior to reflow solder.



DOUBLE SIDED MODULE ECP (R-PDSS-T14) 0.140 (3,55)1.370 (34,80) 0.060 0.125 (1,52)(3,18) 4 Places 1.250 (31,75) Ø0.040 (1,02)14 Places 14 🕲 Note F, G. PXXXXXXX XXX 13**©** DATE CODE 0.620 0.500 Lowest (15,75)12**0** (12,70)Component 0.010 MIN. 11 **(** (0,25)Bottom side 9 10 0 0 0 0 Clearance 0.060 (1,52)0.125 0.250 0.375 0.250 Host Board (3,18)(6,35) (9,52) (6,35) 6 Places 0.335 (8,50) TOP VIEW MAX. SIDE VIEW 0.080 - 1.410 (35,81) 0.125 (2,03)(3,18) 4 Places - 1.250 (31,75) -14 🕲 Note E 13**©** 0.660 0.500 (16,76)12**0** (12,70)11 **(** 9 10 0 0.080 Ø0.055 (1,40) Min. 14 Places (2,03)Plated through hole. 0.375 0.125 0.250 0.250 (6,35) (9,52) (6,35) (3,18)6 Places PC LAYOUT 4207617/F 11/07

NOTES:

- A. All linear dimensions are in inches (mm). B. This drawing is subject to change without notice.
- C. 2 place decimals are ± 0.030 (± 0.76 mm).
- D. 3 place decimals are $\pm 0.010 \ (\pm 0.25 \text{mm})$.
- E. Recommended keep out area for user components.
- Pins are 0.040" (1,02) diameter with 0.070" (1,78) diameter standoff shoulder.
- All pins: Material Copper Alloy Finish - Tin (100%) over Nickel plate



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025