





# 1.5-Gbps 2 × 2 LVDS CROSSPOINT SWITCH

#### **FEATURES**

- Designed for Signaling Rates (1) Up To 1.5 Gbps
- Total Jitter < 65 ps</li>
- Pin-Compatible With SN65LVDS22 and SN65LVDM22
- 25 mV of Receiver Input Threshold Hysteresis Over 0-V to 4-V Common-Mode Range
- Inputs Electrically Compatible With CML, LVPECL and LVDS Signal Levels
- Propagation Delay Times, 900 ps Maximum
- LVDT Integrates 110- $\Omega$  Terminating Resistor
- Offered in SOIC and TSSOP

#### **APPLICATIONS**

- 10-G (OC-192) Optical Modules
- 622-MHz Central Office Clock Distribution
- Wireless Basestations
- Low Jitter Clock Repeater/Multiplexer
- Protection Switching for Serial Backplanes
- (1) The signlaing rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).


#### **DESCRIPTION**

SN65LVDS122 and SN65LVDT122 crosspoint switches that use low voltage differential signaling (LVDS) to achieve signaling rates as high as 1.5 Gbps. They are pin-compatible speed upgrades to the SN65LVDS22 and SN65LVDM22. The internal signal paths maintain differential signaling for high speeds and low signal skews. These devices have a 0-V to 4-V common-mode input range that accepts LVDS, LVPECL, or CML inputs. Two logic pins (S0 and S1) set the internal configuration between the differential inputs and outputs. This allows the flexibility to perform the following configurations: 2 x 2 crosspoint switch, 2:1 input multiplexer, 1:2 splitter or dual repeater/translator within a single device. Additionally, SN65LVDT122 incorporates a 110- $\Omega$  termination resistor for those applications where board space is a premium. Although these devices are designed for 1.5 Gbps, some applications at a 2-Gbps data rate can be supported depending on loading and signal quality.

The intended application of this device is ideal for loopback switching for diagnostic routines, fanout buffering of clock/data distribution provide protection in fault-tolerant systems, clock multiplexing in optical modules, and for overall signal boosting over extended distances.


The SN65LVDS122 and SN65LVDT122 are characterized for operation from -40°C to 85°C.

#### **FUNCTIONAL DIAGRAM**



Integrated Termination on SN65LVDT122 Only

# EYE PATTERNS OF OUTPUTS OPERATING SIMULTANEOUSLY



Horizontal Scale= 200 ps/div



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION

PACKAGE	TERMINATION RESISTOR	PART NUMBER (1)	SYMBOLIZATION
SOIC	No	SN65LVDS122D	LVDS122
SOIC	Yes	SN65LVDT122D	LVDT122
TSSOP	No	SN65LVDS122PW	LVDS122
TSSOP	Yes	SN65LVDT122PW	LVDT122

<sup>(1)</sup> Add the suffix R for taped and reeled carrier

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

				SN65LVDS122, SN65LVDT122
V <sub>CC</sub>	Supply voltage range <sup>(</sup>	2)		-0.5 V to 4 V
		(A, B)		-0.7 V to 4.3 V
	\/oltogo rongo	V <sub>A</sub> -V <sub>B</sub>   (LVDT only)		1 V
	Voltage range	(DE, S0, S1)		–0.5 V to 4 V
		(Y, Z)		−0.5 V to 4 V
		Human Body Model (3)	A, B, Y, Z, and GND	±4 kV
	ESD	Human Body Woder	All pins	±2 kV
		Charged-Device Model (4)	All pins	±1500 V
	Continuous power diss	sipation		See Dissipation Rating Table
T <sub>stg</sub>	Storage temperature r	ange		−65°C to 150°C
	Lead temperature 1,6	mm (1/16 inch) from case for	10 seconds	260°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- All voltage values, except differential I/O bus voltages, are with respect to network ground terminal. Tested in accordance with JEDEC Standard 22, Test Method A114-A.7.
- (4) Tested in accordance with JEDEC Standard 22, Test Method C101.

#### RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		3	3.3	3.6	V
V <sub>IH</sub>	High-level input voltage	S0, S1, 1DE, 2DE	2	•	4	V
V <sub>IL</sub>	Low-level input voltage	S0, S1, 1DE, 2DE	0		0.8	V
11/	Magnitude of differential input valtage	LVDS	0.1	•	1	\/
V <sub>ID</sub>	Magnitude of differential input voltage	LVDT	0.1		0.8	V
	Input voltage (any combination of common-m	node or input signals)	0		4	V
T <sub>A</sub>	Operating free-air temperature				85	°C

#### PACKAGE DISSIPATION RATINGS

PACKAGE	$T_A \le 25^\circC$ POWER RATING	DERATING FACTOR <sup>(1)</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING
PW	712 mW	6.2 mW/°C	340 mW
D	1002 mW	8.7 mW/°C	480 mW

<sup>(1)</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.



#### INPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAME	TER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{IT+}$	Positive-going differentia	al input voltage threshold	See Figure 1 and Table 1			100	mV
V <sub>IT-</sub>	Negative-going different	al input voltage threshold	See Figure 1 and Table 1	-100 <sup>(2)</sup>			mV
V <sub>ID(HYS)</sub>	Differential input voltage	hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )			25		mV
	High-level input current	DE	V - 2	-10		0	μA
I <sub>I</sub>	nigri-level iriput current	S0, S1	V <sub>IH</sub> = 2	0		20	μΑ
	Low level input ourrent	DE	V 0.9.V	-10		0	
I <sub>IL</sub>	Low-level input current	S0, S1	$V_{IL} = 0.8 \text{ V}$			20	μA
	Supply current		$R_L = 100 \Omega$		80	100	mA
I <sub>CC</sub>	Зирріу сипені		Disabled		35	45	IIIA
	Input current (A or B inp	ute 'LVDS)	$V_I = 0 \text{ V or } 2.4 \text{ V}$ , Other input at 1.2 V	-20		20	μA
	Input current (A or B inputs 'LVDS)		V <sub>I</sub> = 4 V, Other input at 1.2 V	0		33	μΑ
l <sub>l</sub>	land consent (A on B insute II )/DT\		V <sub>I</sub> = 0 V or 2.4 V, Other input open	-40		40	μA
	Input current (A or B inputs 'LVDT)		V <sub>I</sub> = 4 V, Other input open	0		66	μΑ
			$V_{CC} = 1.5 \text{ V}, V_I = 0 \text{ V or } 2.4 \text{ V},$ Other input at 1.2 V	-20		20	μA
,	Input current (A or B inputs 'LVDS)		V <sub>CC</sub> = 1.5 V, V <sub>I</sub> = 2.4 V or 4 V, Other input at 1.2 V	0		33	μA
I <sub>I(OFF)</sub>	land aument (A on B inc	uto II.) (DT)	$V_{CC} = 1.5 \text{ V}, V_I = 0 \text{ V or } 2.4 \text{ V},$ Other input open	-40		40	
	Input current (A or B inp	uts LVDT)	V <sub>CC</sub> = 1.5 V, V <sub>I</sub> = 2.4 V or 4 V, Other input open	0		66	μA
I <sub>IO</sub>	Input offset current (  I <sub>IA</sub> -	- I <sub>IB</sub>  ) 'LVDS	$V_{IA} = V_{IB}, 0 \le V_{IA} \le 4 \text{ V}$	-6		6	μA
D	Termination resistance ('LVDT)		$V_{ID} = 300 \text{ mV} \text{ and } 500 \text{ mV},$ $V_{IC} = 0 \text{ V to } 2.4 \text{ V}$	90	110	132	Ω
R <sub>T</sub>	Termination resistance (	'LVDT with power-off)	$V_{ID} = 300 \text{ mV}$ and 500 mV, $V_{CC} = 1.5 \text{ V}$ , $V_{IC} = 0 \text{ V}$ to 2.4 V	90	110	132	52
C	Differential input capacit	ance ('LVDT with	$V_1 = 0.4 \sin (4E6\pi t) + 0.5 V$		3		nE
C <sub>I</sub>	power-off)		Powered down (V <sub>CC</sub> = 1.5 V)		3		pF

#### **OUTPUT ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OD</sub>	Differential output voltage magnitude		247	310	454	
$\Delta  V_{OD} $	Change in differential output voltage magnitude between logic states	See Figure 2	-50		50	mV
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage		1.125		1.375	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states	See Figure 3	-50		50	mV
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage			50	150	mV
Ios	Short-circuit output current	$V_{O(Y)}$ or $V_{O(Z)} = 0 \text{ V}$	-24		24	mA
I <sub>OS(D)</sub>	Differential short-circuit output current	$V_{OD} = 0 V$	-12		12	mA
	High impodence output ourrent	V <sub>OD</sub> = 600 mV	-1		1	
loz	High-impedance output current	$V_O = 0 \text{ V or } V_{CC}$	-1		1	μA
C <sub>o</sub>	Differential output capacitance	$V_1 = 0.4 \sin (4E6\pi t) + 0.5 V$		3	·	pF

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply.

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply.
(2) The algebraic convention in which the least positive (most negative) limit is designated as minimum is used in this data sheet.



#### **TIMING CHARACTERISTICS**

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t <sub>SET</sub>	Input to select setup time		0			ns
t <sub>HOLD</sub>	Input to select hold time		0.5			ns
t <sub>SWITCH</sub>	Select to switch output		1	2	2.6	ns

#### **SWITCHING CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	NOM <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output		400	650	900	ps
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	Soo Figure 4	400	650	900	ps
t <sub>r</sub>	Differential output signal rise time (20% - 80%)	See Figure 4		•	280	ps
t <sub>f</sub>	Differential output signal fall time (20% - 80%)				280	ps
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  ) <sup>(2)</sup>			10	50	ps
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(3)</sup>	V <sub>ID</sub> = 0.2 V			100	ps
t <sub>jit(per)</sub>	Period jitter, rms (1 standard deviation) <sup>(4)</sup>	750 MHz clock input <sup>(5)</sup>		1	2.2	ps
t <sub>jit(cc)</sub>	Cycle-to-cycle jitter (peak) (4)	750 MHz clock input <sup>(6)</sup>		10	17	ps
t <sub>jit(pp)</sub>	Peak-to-peak jitter <sup>(4)</sup>	1.5 Gbps 2 <sup>23</sup> –1 PRBS input <sup>(7)</sup>		33	65	ps
t <sub>jit(det)</sub>	Deterministic jitter, peak-to-peak (4)	1.5 Gbps 2 <sup>7</sup> –1 PRBS input <sup>(8)</sup>		17	50	ps
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high-impedance output	See Figure 5		6	8	ns
t <sub>PLZ</sub>	Propagation delay time, low-level-to-high-impedance output	See Figure 5		6	8	ns
t <sub>PZH</sub>	Propagation delay time, high-impedance-to-high-level output	See Figure 5		4	6	ns
t <sub>PZL</sub>	Propagation delay time, high-impedance-to-low-level output	See Figure 5		4	6	ns
t <sub>sk(o)</sub>	Output skew <sup>(9)</sup>			15	40	ps

- (1) All typical values are at 25°C and with a 3.3-V supply.
  (2) t<sub>sk(p)</sub> is the magnitude of the time difference between the t<sub>PLH</sub> and t<sub>PHL</sub> of any output of a single device.
  (3) t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
  (4) Jitter is specified by design and characterization. Stimulus jitter has been subtracted.
  (5) Input voltage = V<sub>ID</sub> = 200 mV, 50% duty cycle at 750 MHz, t<sub>r</sub> = t<sub>f</sub> = 50 ps (20% to 80%), measured over 1000 samples.
  (6) Input voltage = V<sub>ID</sub> = 200 mV, 50% duty cycle at 750 MHz, t<sub>r</sub> = t<sub>f</sub> = 50 ps (20% to 80%).
  (7) Input voltage = V<sub>ID</sub> = 200 mV, 2<sup>23</sup>-1 PRBS pattern at 1.5 Gbps, t<sub>r</sub> = t<sub>f</sub> = 50 ps (20% to 80%), measured over 200 k samples.
  (8) Input voltage = V<sub>ID</sub> = 200 mV, 2<sup>7</sup>-1 PRBS pattern at 1.5 Gbps, t<sub>r</sub> = t<sub>f</sub> = 50 ps (20% to 80%).
  (9) Output skew is the magnitude of the time delay difference between the outputs of a single device with all inputs tied together.



#### **PIN ASSIGNMENT**

#### D OR PW PACKAGE (TOP VIEW)



#### **Circuit Function Table**

						i unction		1
		NPUTS <sup>(1)</sup>				OUTP	JTS <sup>(1)</sup>	LOGIC DIAGRAM
1V <sub>ID</sub>	2V <sub>ID</sub>	S1	S0	1DE	2DE	1V <sub>OD</sub>	2V <sub>OD</sub>	EGGIO DIAGRAM
Χ	X	Χ	Х	L	L	Z	Z	
> 100 mV	Х	L	L	Н	L	Н	Z	
< -100 mV	Х	L	L	Н	L	L	Z	1DE
< -100 mV	X	L	L	Н	Н	L	L	1A / 1B — 1Y / 1Z
> 100 mV	Х	L	L	Н	Н	Н	Н	2A / 2B — 2V / 27
> 100 mV	Х	L	L	L	Н	Z	Н	2A / 2B 2Y / 2Z 2DE
< -100 mV	Х	L	L	L	Н	Z	L	201
> 100 mV	Х	Н	L	Н	L	Н	Z	
< -100 mV	Х	Н	L	Н	L	L	Z	
< -100 mV	< -100 mV	Н	L	Н	Н	L	L	, 1DE
< -100 mV	> 100 mV	Н	L	Н	Н	L	Н	1A / 1B———————————————————————————————————
> 100 mV	< -100 mV	Н	L	Н	Н	Н	L	
> 100 mV	> 100 mV	Н	L	Н	Н	Н	Н	2A / 2B 2Y / 2Z 2DE
Х	> 100 mV	Н	L	L	Н	Z	Н	252
Х	< -100 mV	Н	L	L	Н	Z	L	
Х	> 100 mV	L	Н	Н	L	Н	Z	
Х	< -100 mV	L	Н	Н	L	L	Z	1DE
Х	< -100 mV	L	Н	Н	Н	L	L	1A/1B — 1Y/1Z
Х	> 100 mV	L	Н	Н	Н	Н	Н	
Х	> 100 mV	L	Н	L	Н	Z	Н	2A / 2B 2Y / 2Z 2DE
Χ	< -100 mV	L	Н	L	Н	Z	L	ZDE
Х	> 100 mV	Н	Н	Н	L	Н	Z	
Х	< -100 mV	Н	Н	Н	L	L	Z	
< -100 mV	< -100 mV	Н	Н	Н	Н	L	L	1DE
< -100 mV	> 100 mV	Н	Н	Н	Н	Н	L	1A/1B———————————————————————————————————
> 100 mV	< -100 mV	Н	Н	Н	Н	L	Н	
> 100 mV	> 100 mV	Н	Н	Н	Н	Н	Н	2A / 2B
> 100 mV	Х	Н	Н	L	Н	Z	Н	ZUE
< -100 mV	Х	Н	Н	L	Н	Z	L	

(1) H = high level, L = low level, Z = high impedance, X = don't care



#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Voltage and Current Definitions






Figure 2. Differential Output Voltage (VoD) Test Circuit



NOTE: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 0.25$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500  $\pm 10$  ns;  $R_L = 100~\Omega$ ;  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.; the measurement of  $V_{OC(PP)}$  is made on test equipment with a -3-dB bandwidth of at least 300 MHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage




NOTE: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 0.25$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500  $\pm 10$  ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

**Figure 4. Timing Test Circuit and Waveforms** 



### PARAMETER MEASUREMENT INFORMATION (continued)



NOTE: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500  $\pm 10$  ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 5. Enable and Disable Time Circuit and Definitions




Figure 6. Example Switch, Setup, and Hold Times



### PARAMETER MEASUREMENT INFORMATION (continued)

 $t_{\left(\text{SET}\right)}$  and  $t_{\left(\text{HOLD}\right)}$  times specify that data must be in a stable state before and after multiplex control switches.

**Table 1. Receiver Input Voltage Threshold Test** 


APPL VOLTA				
V <sub>IA</sub>	V <sub>IB</sub>	$V_{ID}$	V <sub>IC</sub>	
1.25 V	1.15 V	100 mV	1.2 V	Н
1.15 V	1.25 V	–100 mV	1.2 V	L
4.0 V	3.9 V	100 mV	3.95 V	Н
3.9 V	4. 0 V	–100 mV	3.95 V	L
0.1 V	0.0 V	100 mV	0.05 V	Н
0.0 V	0.1 V	–100 mV	0.05 V	L
1.7 V	0.7 V	1000 mV	1.2 V	Н
0.7 V	1.7 V	–1000 mV	1.2 V	L
4.0 V	3.0 V	1000 mV	3.5 V	Н
3.0 V	4.0 V	–1000 mV	3.5 V	L
1.0 V	0.0 V	1000 mV	0.5 V	Н
0.0 V	1.0 V	–1000 mV	0.5 V	L

<sup>(1)</sup> H = high level, L = low level




### **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**

#### INPUT LVDS122



#### **OUTPUT LVDS122**






#### TYPICAL CHARACTERISTICS


**DIFFERENTIAL PROPAGATION** 

**DELAY** 



vs COMMON-MODE INPUT VOLTAGE 1000 V<sub>CC</sub> = 3.3 V  $T_A = 25^{\circ}C$   $|V_{ID}| = 200 \text{ mV}$ 900 f = 150 MHz 800












Figure 9.





**PEAK-TO-PEAK JITTER** vs DATA RATE

Figure 8.



**PEAK-TO-PEAK JITTER** vs FREQUENCY




Figure 10.

Figure 11.


**PEAK-TO-PEAK JITTER** 

vs FREQUENCY

Figure 12.

**PEAK-TO-PEAK JITTER** 





30  $V_{CC} = 3.3 \text{ V}$ T<sub>A</sub> = 25°C 25  $V_{IC} = 2.8 \text{ V}$ Peak-To-Peak Jitter - ps Input = Clock 20  $V_{\text{ID}} = 0.3 \text{ V}$ 15 10 5 V<sub>ID</sub> = 0.5 V

n

0

vs DATA RATE 60  $V_{ID} = 0.3 \ V$ 50  $V_{ID} = 0.8 \text{ V}$ sd -40 Peak-To-Peak Jitter 30  $V_{ID} = 0.5 V$ 20 V<sub>CC</sub> = 3.3 V T<sub>A</sub> = 25°C 10 V<sub>IC</sub> = 2.8 V Input = PRBS 2<sup>23</sup> -1 0

Figure 13.

f - Frequency - MHz Figure 14.

800

Figure 15.

Data Rate - Mbps

1200

1600



### **TYPICAL CHARACTERISTICS (continued)**






Figure 16.

#### PEAK-TO-PEAK JITTER vs DATA RATE





Figure 17.


LVDS122 622 Mbps, 2<sup>23</sup>- 1 PRBS



Horizontal Scale= 200 ps/div LVPECL-to-LVDS

Figure 18.

#### LVDS122 1.5 Gbps, 2<sup>23</sup>– 1 PRBS



Horizontal Scale= 100 ps/div LVPECL-to-LVDS

Figure 19.



### **TYPICAL CHARACTERISTICS (continued)**




Figure 22. Jitter Setup Connections for SN65LVDS122



#### **APPLICATION INFORMATION**

### TYPICAL APPLICATION CIRCUITS (ECL, PECL, LVDS, etc.)




Figure 23. Low-Voltage Positive Emitter-Coupled Logic (LVPECL)




Figure 24. Current-Mode Logic (CML)




Figure 25. Single-Ended (LVPECL)




Figure 26. Low-Voltage Differential Signaling (LVDS)

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN65LVDS122D	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS122
SN65LVDS122D.B	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS122
SN65LVDS122DR	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS122
SN65LVDS122DR.B	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS122
SN65LVDS122PW	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS122
SN65LVDS122PW.B	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS122
SN65LVDS122PWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS122
SN65LVDS122PWR.B	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS122
SN65LVDS122PWRG4	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS122
SN65LVDS122PWRG4.B	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS122
SN65LVDT122D	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDT122
SN65LVDT122D.B	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDT122
SN65LVDT122PW	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDT122
SN65LVDT122PW.B	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDT122
SN65LVDT122PW1G4	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDT122
SN65LVDT122PW1G4.B	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDT122
SN65LVDT122PWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDT122
SN65LVDT122PWR.B	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDT122

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



### **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Nov-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 15-Jul-2025

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS122DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65LVDS122PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN65LVDS122PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN65LVDT122PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 15-Jul-2025



#### \*All dimensions are nominal

7 111 41111011010110 41 0 11011111141							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS122DR	SOIC	D	16	2500	350.0	350.0	43.0
SN65LVDS122PWR	TSSOP	PW	16	2000	350.0	350.0	43.0
SN65LVDS122PWRG4	TSSOP	PW	16	2000	350.0	350.0	43.0
SN65LVDT122PWR	TSSOP	PW	16	2000	350.0	350.0	43.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 15-Jul-2025

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65LVDS122D	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDS122D.B	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDS122PW	PW	TSSOP	16	90	530	10.2	3600	3.5
SN65LVDS122PW.B	PW	TSSOP	16	90	530	10.2	3600	3.5
SN65LVDT122D	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDT122D.B	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDT122PW	PW	TSSOP	16	90	530	10.2	3600	3.5
SN65LVDT122PW.B	PW	TSSOP	16	90	530	10.2	3600	3.5
SN65LVDT122PW1G4	PW	TSSOP	16	90	530	10.2	3600	3.5
SN65LVDT122PW1G4.B	PW	TSSOP	16	90	530	10.2	3600	3.5

# D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025