
SN54ABTH162245, SN74ABTH162245 **16-BIT BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS

SCBS712A - FEBRUARY 1998 - REVISED APRIL 1999

- **Members of the Texas Instruments** Widebus™ Family
- A-Port Outputs Have Equivalent 25- Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$
- Distributed V_{CC} and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- Latch-Up Performance Exceeds 500 mA Per **JESD 17**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-833, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- **Package Options Include Plastic Thin** Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and Shrink Small-Outline (DL) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

SN54ABTH162245 . . . WD PACKAGE SN74ABTH162245 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)



description

The 'ABTH162245 devices are 16-bit noninverting 3-state transceivers designed for synchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively

The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent $25-\Omega$ series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABTH162245 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABTH162245 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.




SCBS712A - FEBRUARY 1998 - REVISED APRIL 1999

FUNCTION TABLE (each 8-bit section)

INP	UTS	0050471011
ŌĒ	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)





To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)	
Voltage range applied to any output in the high or power-off state, V _O	. −0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABTH162245 (B port)	96 mA
SN74ABTH162245 (B port)	
SN54/74ABTH162245 (A port)	
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} ($V_O < 0$)	
Package thermal impedance, θ _{JA} (see Note 2): DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T _{Stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SN54ABTH162245, SN74ABTH162245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS712A - FEBRUARY 1998 - REVISED APRIL 1999

recommended operating conditions (see Note 3)

			SN54ABTH	1162245	SN74ABTH	1162245	LINIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	2	2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
VI	Input voltage	0	√Vcc	0	Vcc	V	
lau	High-level output current	B port	2	-24		-32	mA
ЮН	riigii-ievei output current	A port	5	-12		-12	IIIA
lo.	Low-level output current	B port	90	48		64	mA
IOL	Low-level output current	A port	Q.	12		12	IIIA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCBS712A - FEBRUARY 1998 - REVISED APRIL 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITION	vie.	SN54	ABTH16	2245	SN74	ABTH16	2245	UNIT	
PAR	AIVICIER	TEST CONDITION	NS	MIN	TYP [†]	MAX	MIN	TYP†	MAX	UNII	
٧ıK		V _{CC} = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V	
		$V_{CC} = 5 V$,	$I_{OH} = -1 \text{ mA}$	2.5			2.5				
	A port		$I_{OH} = -1 \text{ mA}$	3			3				
	A poit	V _{CC} = 4.5 V	$I_{OH} = -3 \text{ mA}$	3			3.1				
Vон			$I_{OH} = -12 \text{ mA}$				2.6			V	
VOH		$V_{CC} = 5 V$,	$I_{OH} = -3 \text{ mA}$	3			3			V	
	B port		$I_{OH} = -3 \text{ mA}$	2.5			2.5				
	Броп	V _{CC} = 4.5 V		2							
			$I_{OH} = -32 \text{ mA}$				2				
	A port		$I_{OL} = 12 \text{ mA}$			0.8			0.8		
VOL	B port	V _{CC} = 4.5 V	$I_{OL} = 48 \text{ mA}$			0.45			0.45	V	
	D port		$I_{OL} = 64 \text{ mA}$						0.55		
V _{hys}	_				100	Ch.		100		mV	
I _I	Control inputs	$V_{CC} = 5.5 \text{ V}, V_I = V_{CC} \text{ or GND}$	/ _{CC} or GND			±1			±1	μΑ	
	A or B ports	1			5	±20			±20	·	
lea e s		Voc. 45V	V _I = 0.8 V	100	2		100			μΑ	
II(hold)		V _{CC} = 4.5 V	V _I = 2 V	-100)		-100				
l _{off}		$V_{CC} = 0,$ $V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$		Q					±100	μΑ	
10‡	A port	V _{CC} = 5.5 V,	V _O = 2.5 V	-25		-90	-25		-100	mA	
10+	B port	VCC = 5.5 v,	V() = 2.5 V	-50		-180	-50		-180	IIIA	
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50			50	μΑ	
		V _{CC} = 5.5 V,	Outputs high			2			2		
ICC	A or B ports	$I_{O} = 0$,	Outputs low			32			32	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			2			2		
Δlcc§	Data inputs	V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				2			2	mA	
	Control inputs	V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				1.5			1.5		
Ci		V _I = 2.5 V or 0.5 V			3			3		pF	
C _{io}		V _O = 2.5 V or 0.5 V			6			6		pF	
_				_	_	_	_	_	_	_	

 $[\]uparrow$ All typical values are at $V_{CC} = 5 \text{ V}$.



[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.


SN54ABTH162245, SN74ABTH162245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS712A - FEBRUARY 1998 - REVISED APRIL 1999

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABTH	1162245	SN74ABTH	UNIT	
	(1141 01)	(0011 01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	А	В	1	2.2	3.4	1	4.1	1	3.9	ns
^t PHL	^	Б	1	2.3	3.7	1	4.4	1	4.2	115
^t PLH	В	۸	1	2.7	4.1	1	4.9	1	4.6	no
^t PHL		Α	1.5	3.1	4.6	1.5	5.2	1.5	5.1	ns
^t PZH		В	1	3.6	5.2	1 2	6.4	1	6.3	
t _{PZL}	ŌĒ		1	3.7	5.4	15	6.5	1	6.4	ns
^t PHZ	ŌĒ	В	2	4.4	5.8	2	6.4	2	6.3	
t _{PLZ}		Ь	1.5	3.3	4.7	9.5	5.6	1.5	5.2	ns
^t PZH		<u> </u>	1.5	4.1	6	1.5	7.2	1.5	7.1	
^t PZL	ŌĒ	A	1.5	4.3	6.1	1.5	7.3	1.5	7	ns
^t PHZ	<u> </u>	Λ	2	4.5	6.1	2	6.8	2	6.6	
t _{PLZ}]	OE A	1.5	3.7	5.1	1.5	6.1	1.5	5.7	ns

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(5)	(4)	(5)		(0)
74ABTH162245DGGRG4	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABTH162245
74ABTH162245DGGRG4.B	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABTH162245
SN74ABTH162245DGGR	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABTH162245
SN74ABTH162245DGGR.B	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABTH162245
SN74ABTH162245DL	Active	Production	SSOP (DL) 48	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABTH162245
SN74ABTH162245DL.B	Active	Production	SSOP (DL) 48	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABTH162245

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM


www.ti.com 11-Nov-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ABTH162245DGGRG4	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74ABTH162245DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

www.ti.com 24-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74ABTH162245DGGRG4	TSSOP	DGG	48	2000	356.0	356.0	45.0
SN74ABTH162245DGGR	TSSOP	DGG	48	2000	356.0	356.0	45.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ABTH162245DL	DL	SSOP	48	25	473.7	14.24	5110	7.87
SN74ABTH162245DL.B	DL	SSOP	48	25	473.7	14.24	5110	7.87

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025