IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 16-BIT GENERIC HOST INTERFACES

SCAS190E - JUNE 1990 - REVISED JANUARY 1997

- **Members of the Texas Instruments SCOPE™** Family of Testability Products
- Compatible With the IEEE Standard 1149.1-1990 (JTAG) Test Access Port and **Boundary-Scan Architecture**
- **Control Operation of Up to Six Parallel Target Scan Paths**
- Accommodate Pipeline Delay to Target of **Up to 31 Clock Cycles**
- Scan Data Up to 232 Clock Cycles

- Execute Instructions for Up to 2³² Clock Cycles
- Each Device Includes Four Bidirectional **Event Pins for Additional Test Capability**
- Inputs Are TTL-Voltage Compatible
- **EPIC™** (Enhanced-Performance Implanted CMOS) 1-µm Process
- Packaged in 44-Pin Plastic Leaded Chip Carrier (FN), 68-Pin Ceramic Pin Grid Array (GB), and 68-Pin Ceramic Quad Flat Packages (HV)

description

The 'ACT8990 test-bus controllers (TBC) are members of the Texas Instruments SCOPE™ testability integrated-circuit family. This family of components supports IEEE Standard 1149.1-1990 (JTAG) boundary scan to facilitate testing of complex circuit-board assemblies. The 'ACT8990 differ from other SCOPE™ integrated circuits. Their function is to control the JTAG serial-test bus rather than being target boundary-scannable devices.

The required signals of the JTAG serial-test bus – test clock (TCK), test mode select (TMS), test data input (TDI), and test data output (TDO) can be connected from the TBC to a target device without additional logic. This is done as a chain of IEEE Standard 1149.1-1990 boundary-scannable components that share the same serial-test bus. The TBC generates TMS and TDI signals for its target(s), receives TDO signals from its target(s), and buffers its test clock input (TCKI) to a test clock output (TCKO) for distribution to its target(s). The TMS, TDI, and TDO signals can be connected to a target directly or via a pipeline, with a retiming delay of up to 31 bits. Since the TBC can be configured to generate up to six separate TMS signals [TMS (5-0)], it can be used to control up to six target scan paths that are connected in parallel (i.e., sharing common TCK, TDI, and TDO signals).

While most operations of the TBC are synchronous to TCKI, a test-off (TOFF) input is provided for output control of the target interface, and a test-reset (TRST) input is provided for hardware/software reset of the TBC. In addition, four event [EVENT (3-0)] I/Os are provided for asynchronous communication to target device(s). Each event has its own event generation/detection logic, and detected events can be counted by two 16-bit counters.

The TBC operates under the control of a host microprocessor/microcontroller via the 5-bit address bus [ADRS (4-0)] and the 16-bit read/write data bus [DATA (15-0)]. Read (\overline{RD}) and write (\overline{WR}) strobes are implemented such that the critical host-interface timing is independent of the TCKI period. Any one of 24 registers can be addressed for read and/or write operations. In addition to control and status registers, the TBC contains two command registers, a read buffer, and a write buffer. Status of the TBC is transmitted to the host via ready (\overline{RDY}) and interrupt (\overline{INT}) outputs.

Major commands can be issued by the host to cause the TBC to generate the TMS sequences necessary to move the target(s) from any stable test-access-port (TAP) controller state to any other stable TAP state, to execute instructions in the Run-Test/Idle TAP state, or to scan instruction or test data through the target(s). A 32-bit counter can be preset to allow a predetermined number of execution or scan operations.

Serial data that appears at the selected TDI input (TDI1 or TDI0) is transferred into the read buffer, which can be read by the host to obtain up to 16 bits of the serial-data stream. Serial data that is transmitted from the TDO output is written by the host to the write buffer.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCOPE and EPIC are trademarks of Texas Instruments Incorporated.



IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 16-BIT GENERIC HOST INTERFACES

SCAS190E - JUNE 1990 - REVISED JANUARY 1997

description (continued)

The SN54ACT8990 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ACT8990 is characterized for operation from 0°C to 70°C.

SN54ACT8990 . . . HV PACKAGE (TOP VIEW) ADRS2 ADRS1 NC ADRS0 ADRS3 NC ADRS4 GND IN N 8 8 8 7 6 5 4 3 2 1 68 67 66 65 64 63 62 61 NC 1 10 NC '60 П DATA0 1 11 59 F TMS5/EVENT3 DATA1 12 TMS4/EVENT2 58 NC 🛮 13 NC 57 DATA2 1 14 TMS3/EVENT1 56 DATA3 1 15 TMS2/EVENT0 55 NC 1 16 NC 54 🛮 DATA4 🛮 17 V_{CC} 53 **П** GND 18 52 ∏GND V_{CC} 19 51 **∏** TMS1 NC 20 50 ∏NC DATA5 21 49 **☐** TMS0 DATA6 🛮 22 48 **∏**TDO NC 23 47 ∏NC DATA7 24 46 **∏** TCKO DATA8 25 45 **∏**TCKI NC 26 44 NC 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

VCC DATA14

DATA13

2

DATA15 TOFF

SC

TDIO

2

NC - No internal connection

DATA10

2


DATA9

DATA11 DATA12



IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 16-BIT GENERIC HOST INTERFACES

SCAS190E - JUNE 1990 - REVISED JANUARY 1997



SN54ACT8990 . . . GB PACKAGE (TOP VIEW)

	1	2	3	4	5	6	7	8	9	10	11
Α		0	0	0	0	0	0	0	0	0	
В	0	\odot	0	0	0	0	0	0	0	0	0
С	0	\odot	\odot							0	0
D	0	\odot								0	0
Е	0	\odot								\odot	0
F	0	\odot								0	0
G	0	\odot								0	0
н	0	\odot								0	0
J	0	\odot								\odot	0
κ	0	\odot	\odot	\odot	0	0	0	0	\odot	0	0
L		0	0	0	0	0	0	0	0	0	




IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 16-BIT GENERIC HOST INTERFACES SCAS190E – JUNE 1990 – REVISED JANUARY 1997

Table 1. Terminal Assignments

Т	ERMINAL		TERMINAL	Т	ERMINAL	Т	ERMINAL
NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME
A2	NC	B10	NC	F11	NC	K6	NC
A3	ADRS4	B11	NC	G1	DATA5	K7	VCC
A4	NC	C1	DATA2	G2	NC	K8	DATA15
A5	ADRS1	C2	DATA1	G10	NC	K9	TDI0
A6	ADRS0	C3	NC	G11	TMS1	K10	NC
A7	NC	C10	TMS4/EVENT2	H1	NC	K11	TCKI
A8	ĪNT	C11	TMS5/EVENT3	H2	DATA6	L2	DATA9
A9	RD	D1	DATA4	H10	TDO	L3	NC
A10	TRST	D2	DATA3	H11	TMS0	L4	DATA12
B1	DATA0	D10	TMS3/EVENT1	J1	DATA8	L5	DATA13
B2	NC	D11	NC	J2	DATA7	L6	NC
В3	ADRS3	E1	NC	J10	TCKO	L7	DATA14
B4	ADRS2	E2	GND	J11	NC	L8	TOFF
B5	NC	E10	Vcc	K1	NC	L9	TDI1
В6	NC	E11	TMS2/EVENT0	K2	NC	L10	NC
В7	GND	F1	Vcc	K3	DATA10		
B8	RDY	F2	NC	K4	DATA11		
B9	WR	F10	GND	K5	NC		

NC - No internal connection

functional block diagram



[†] Inputs have internal pullup resistors.



IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 16-BIT GENERIC HOST INTERFACES SCAS190E – JUNE 1990 – REVISED JANUARY 1997

Terminal Functions

TERMINAL NAME	I/O	DESCRIPTION
ADRS4-ADRS0	I	Address inputs. ADRS4 – ADRS0 form the 5-bit address bus that interfaces the TBC to its host. These inputs specify the TBC register to be read from or written to.
DATA15-DATA0	I/O	Data inputs and outputs. DATA15 – DATA0 form the 16-bit bidirectional data bus that interfaces the TBC to its host. Data is read from or written to the TBC register using this data bus.
GND		Ground
ĪNT	0	Interrupt. INT transmits an interrupt signal to the host. When the TBC requires service from the host, INT is asserted (low). INT will remain asserted (low) until the host has completed the required service.
NC		No connection
RD	I	Read strobe. \overline{RD} is the active low output enable for the data bus. \overline{RD} is used as the strobe for reading data from the selected TBC register.
RDY	0	Ready. \overline{RDY} transmits a status signal to the host. When the TBC is ready to accept a read or write operation from the host, \overline{RDY} is asserted (low). \overline{RDY} is not asserted (high) when the TBC is in recovery from a read, write, command, or reset operation.
тскі	I	Test clock input. TCKI is the clock input for the TBC. Most operations of the TBC are synchronous to TCKI. When enabled, all target interface outputs change on the falling edge of TCKI. Sampling of target interface inputs are configured to occur on either the rising edge or falling edge of TCKI.
тско	0	Test clock output. TCKO distributes TCK to the target(s). The TCKO is configured to be disabled, constant zero, constant one, or to follow TCKI. When TCKO follows TCKI, it is delayed to match the delay of generating the TDO and TMS signals.
TDI1-TDI0	I	Test data inputs. The TDI1-TDI0 serial inputs are used for shifting test data from the target(s). The TDI inputs can be directly connected to the TDO pin(s) of the target(s).
TDO	0	Test data output. TDO is used for shifting test data into the target(s). TDO can be directly connected to the TDI terminal(s) of the target(s).
TMS1-TMS0	0	Test mode select outputs. These parallel outputs transmit TMS signals to the target(s), which direct them through their TAP controller states. TMS1-TMS0 can be directly connected to the TMS terminals of the target(s).
TMS5-TMS2/ EVENT3-EVENT0	I/O	Test mode select outputs or event inputs/outputs. These I/Os can be configured for use as either TMS outputs or event inputs/outputs. As TMS outputs, they function similarly to TMS1-TMS0 above. As event I/Os, they can be used to receive/transmit interrupt signals to/from the target(s).
TOFF	I	Test-off input. TOFF is the active low output disable for all outputs and I/Os of the target interface (TCKO, TDO, TMS, TMS/EVENT).
TRST	I	Test-reset input. TRST is used to initiate hardware and software reset operations of the TBC. Hardware reset begins when TRST is asserted (low). Software reset begins when TRST is released (high) and proceeds synchronously to TCKI to completion in a predetermined number of cycles.
WR	I	Write input. WR is the strobe for writing data to a TBC data register. Signals present at the data and address buses are captured on the rising edge of WR.
Vcc		Supply voltage

SN54ACT8990, SN74ACT8990 **TEST-BUS CONTROLLERS**

IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 16-BIT GENERIC HOST INTERFACES SCAS190E – JUNE 1990 – REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	–0.5 V to V _{CC}
Output voltage range, V _O (see Note 1)	0.5 V to V _{CC}
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mÅ
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±25 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): FN package	1.5W
Storage temperature range, T _{Stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book, literature number SCBD002.

recommended operating conditions

		SN54A	CT8990	SN74A	CT8990	UNIT
		MIN	MAX	MIN	MAX	ONII
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
V_{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
٧ı	Input voltage	0	Vcc	0	VCC	V
Vo	Output voltage	0	Vcc	0	VCC	V
IOH	High-level output current		-8		-8	mA
loL	Low-level output current		8		8	mA
TA	Operating free-air temperature	-55	125	0	70	°C



IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 16-BIT GENERIC HOST INTERFACES SCAS190E – JUNE 1990 – REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	CONDITIONS	Т	A = 25°C	;	SN54A	CT8990	SN74A	CT8990	UNIT
	PARAMETER	1231 0	CONDITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
		V _{CC} = 4.5 V	I _{OH} = -20 μA	4.4			4.4		4.4		
VOH		VCC = 4.5 V	$I_{OH} = -8 \text{ mA}$	3.7			3.7		3.7		. ,
VOH		V _{CC} = 5.5 V	I _{OH} = -20 μA	5.4			5.4		5.4]
		VCC = 5.5 V	$I_{OH} = -8 \text{ mA}$	4.7			4.7		4.7		
VOL		V _{CC} = 4.5 V	I _{OL} = 20 μA			0.1		0.1		0.1	V
VOL	_	to 5.5 V	I _{OL} = 8 mA			0.5		0.5		0.5	V
	ADRS, RD, WR, TCKI	$V_{CC} = 5.5 \text{ V},$	$V_{I} = V_{CC}$ or GND			±1		±1		±1	
l _l	TDI, TOFF,	V	$V_I = V_{CC}$			±1		±1		±1	μΑ
	TRST	V _{CC} = 5.5 V	$V_I = GND$	-35	-70	-250	-35	-250	-35	-250]
	INT, RDY, TCKO, TDO, TMS	V _{CC} = 5.5 V,	$V_O = V_{CC}$ or GND			±10		±10		±10	
loz‡	DATA,	V _{CC} = 5.5 V	VO = VCC			±10		±10		±10	μΑ
	TMS/EVENT	vCC = 5.5 v	V _O = GND	-35	-70	-250	-35	-250	-35	-250	
,		$V_{CC} = 5.5 \text{ V},$ $I_{O} = 0,$	V _I = V _{CC} or GND			450*		450		450	μА
Icc		$V_{CC} = 5.5 \text{ V},$	C _L = 50 pF		100						mA
		f _{clock} = 30 MHz	Z								IIIA
Ci		$V_I = V_{CC}$ or GI	ND ON		5*						pF
Cio		$V_I = V_{CC}$ or GI	ND		9*						pF
Co		V _I = V _{CC} or GI	ND		8*						pF

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply. † Typical values are at V_{CC} = 5 V.

[‡] For I/O ports, the parameter IOZ includes the input leakage.

SN54ACT8990, SN74ACT8990 **TEST-BUS CONTROLLERS**

IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 16-BIT GENERIC HOST INTERFACES SCAS190E – JUNE 1990 – REVISED JANUARY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)

			SN54A	CT8990	SN74A	CT8990	
			MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency		0	30	0	30	MHz
		RD low [†]			5.5		ns
		WR low	5.5		5.5		
t _W	Pulse duration	EVENT high or low	8		8]
		TCKI high or low	10.5		10.5		ns
		TRST low	6		6		1
		ADRS [†] before RD↑			6.5		ns
		ADRS before WR↑	6.5		6.5		
		DATA before WR↑	6		6		1
t _{su}	Setup time	EVENT before TCKI↑	6		5.5]
		EVENT before TCKI↓	5		5		ns
		TDI before TCKI↑	2		2		1
		TDI before TCKI↓	2		2		1
		ADRS [†] after RD↑			5		ns
		ADRS after WR↑	5.5		5		
		DATA after WR↑	5.5		5.5]
th	Hold time	EVENT after TCKI↑	5.5		5]
		EVENT after TCKI↓	5		5		ns
		TDI after TCKI↑	4		2.5		1
		TDI after TCKI↓	4		2.5		1

[†] Applies only in the case where ADRS (4-0) = 10110 (read buffer).



IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 16-BIT GENERIC HOST INTERFACES SCAS190E – JUNE 1990 – REVISED JANUARY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)

DADAMETED	FROM	то	SN54A	CT8990	SN74A	CT8990	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
f _{max}			30		30		MHz
^t PLH	ADRS	DATA	8	43	19.5	39.3	ns
^t PHL	ADRO	DATA	8	43	19.5	39.3	115
t=	RD↑	RDY	5.3	17	5.3	13.8	
^t PLH	WR↑	RDY	2.5	16	2.5	13	ns
^t PLH	TOK!↑	ĪNT	3.7	16	3.7	12.9	
^t PHL	TCKI↑	INI	5.5	15	5.5	13.1	ns
^t PHL	TCKI↑	RDY	4.4	15	4.4	13.4	ns
^t PLH	TCKI↑	TCKO	3.3	17	3.3	14.1	ns
^t PLH	TCKI↓	TCKO	2.3	19	2.3	15.9	
^t PHL	ICKI↓	TCKO	3.6	17	3.6	15.6	ns
^t PLH	TCKI↓	TDO	2.9	19	2.9	17.5	
^t PHL	ICKI↓	100	5.2	20	5.2	17.9	ns
t _{PLH}	TCKI↓	TMC	3.1	19	3.1	17.5	
^t PHL	IGKI↓	TMS	5.1	19	5.1	18.2	ns
^t PLH	TOKI	TAAO/EV/EAIT	1.5	19	1.5	17.5	
t _{PHL}	TCKI↓	TMS/EVENT	3.5	20	3.5	18.9	ns
^t PZH	 -	DATA	3.8	21	3.8	17.6	
t _{PZL}	RD↓	DATA	6.8	28	6.8	22.6	ns
	A	INT	4.9	19	4.9	15.3	
^t PZH	TCKI↑	RDY	3.6	19	3.6	15.3	ns
^t PZH	TCKI↓	TOVO	4.1	23	4.1	19.2	
t _{PZL}	IGKI↓	ТСКО	4.8	20	4.8	17.4	ns
^t PZH	TCKI↓	TDO	4.3	22	4.3	19.5	
^t PZL	ICKI↓	TDO	5	20	5	17.7	ns
^t PZH	TCKI↓	TMC	4.6	23	4.6	19.9	
t _{PZL}	IGKI↓	TMS	5.1	20	5.1	18.5	ns
^t PZH	TCKI↓	TMC/FV/FNIT	2	21	2	18.8	
^t PZL	ICKI↓	TMS/EVENT	3.2	20	3.2	18.7	ns
^t PZH		тско	4.6	16	4.6	12.2	
t _{PZL}	TOFF↑	TORO	3.1	14	3.1	10.3	ns
^t PZH		TDO	4.4	15	4.4	12.2	
t _{PZL}	TOFF↑	100	3.5	14	3.5	10.8	ns
^t PZH	TOFF↑	TMS	3.1	16.2	3.1	14.7	
t _{PZL}	IUFFI	INIS	1.9	16.7	1.9	13.6	ns



SN54ACT8990, SN74ACT8990 **TEST-BUS CONTROLLERS**

IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 16-BIT GENERIC HOST INTERFACES SCAS190E – JUNE 1990 – REVISED JANUARY 1997


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (continued) (see Figure 1)

DADAMETED	FROM	то	SN54ACT8990	SN74ACT8990	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN MAX	I UNII
^t PZH		TAAC/EV/ENIT	2.3 15.3	2.3 13.8	
t _{PZL}	TOFF [↑]	TMS/EVENT	2.7 16.4	2.7 13.9	ns
^t PHZ		DATA	3.8 18.4	3.8 15.4	
^t PLZ	RD↑	DATA	4.1 17.1	4.1 14.8	ns
^t PHZ	тскі↓	TOVO	6.7 20.4	6.7 19.8	
^t PLZ	T I CKI↓	TCKO	4.8 21.1	4.8 20.4	ns
^t PHZ	TCKI↓	TDO	5.1 21.7	5.1 21.3	ns
^t PLZ	TGKI↓	100	5 20.7	5 20.3	115
^t PHZ	тскі↓	TMS	6.9 22.4	6.9 21.9	
^t PLZ	TGKI↓	TIVIS	4.6 20.6	4.6 20.1	ns
^t PHZ	тскі↓	TMS/EVENT	4.7 22.5	4.7 22.1	
^t PLZ	TGKI↓	TIVIS/EVEIVI	2.8 20.5	2.8 20.1	ns
^t PHZ	TOFF↓	тско	5 15.6	5 15.4	
^t PLZ	TOFF↓	TORO	4.4 15.5	4.4 15.3	ns
^t PHZ	TOFF↓	TDO	5.6 16.6	5.6 16.5	ns
^t PLZ	TOFF↓	100	4.6 15.4	4.6 15.4	113
^t PHZ	TOFF↓	TMS	4.8 19.1	4.8 17.1	ns
t _{PLZ}	TOFF↓	TIVIS	4.4 17	4.4 15.8	115
^t PHZ	TOFF↓	TMS/EVENT	4.5 18.8	4.5 17.3	ns
t _{PLZ}	TOFF↓	TIVIS/L V LIVI	2.4 17.1	2.4 16.2	115
^t PHZ	TRST↓	DATA	5.7 23	5.7 20.8	ns
t _{PLZ}	IKSI↓	DAIA	4.2 20.3	4.2 20	113
^t PHZ	TRST↓	ĪNT	6 19.6	8 19.5	ns
^t PLZ	IKSI↓	IINI	6.1 18	6.1 17.8	113
^t PHZ	TRST↓	RDY	6.5 18.8	6.5 18.7	ns
^t PLZ		זעא	4.8 17.8	4.8 17.8	1115
^t PHZ	TRST↓	TMS/EVENT	6 21.1	6 21.1	ns
^t PLZ	INSTV	TIVIO/ L V LIVI	4.2 20	4.2 19.9	1115



SCAS190E - JUNE 1990 - REVISED JANUARY 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 3$ ns, $t_f \leq 3$ ns. For testing pulse duration: $t_r = t_f = 1$ to 3 ns. Pulse polarity can be either high-to-low-to-high or low-to-high-to-low.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com

11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-9322801MXA	Active	Production	CFP (HV) 68	10 TUBE	No	Call TI	Call TI	-55 to 125	(5962-9322801MX, 5 962-9322801MXA) A SNJ54ACT8990HV
5962-9322801MYA	Last Time Buy	Production	CPGA (GB) 68	21 JEDEC TRAY (5+1)	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9322801MY A SNJ54ACT8990GB
SN74ACT8990FN	Active	Production	PLCC (FN) 44	26 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	ACT8990
SN74ACT8990FN.A	Active	Production	PLCC (FN) 44	26 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	ACT8990
SN74ACT8990FNR	Active	Production	PLCC (FN) 44	500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	ACT8990
SN74ACT8990FNR.A	Active	Production	PLCC (FN) 44	500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	ACT8990
SNJ54ACT8990GB	Last Time Buy	Production	CPGA (GB) 68	21 JEDEC TRAY (5+1)	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9322801MY A SNJ54ACT8990GB
SNJ54ACT8990GB.A	Last Time Buy	Production	CPGA (GB) 68	21 JEDEC TRAY (5+1)	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9322801MY A SNJ54ACT8990GB
SNJ54ACT8990HV	Active	Production	CFP (HV) 68	10 TUBE	No	Call TI	Call TI	-55 to 125	(5962-9322801MX, 5 962-9322801MXA) A SNJ54ACT8990HV
SNJ54ACT8990HV.A	Active	Production	CFP (HV) 68	10 TUBE	No	Call TI	Call TI	-55 to 125	(5962-9322801MX, 5 962-9322801MXA) A SNJ54ACT8990HV

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ACT8990, SN74ACT8990:

Catalog: SN74ACT8990

Military: SN54ACT8990


NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ACT8990FN	FN	PLCC	44	26	18.42	5.13	640	NA
SN74ACT8990FN.A	FN	PLCC	44	26	18.42	5.13	640	NA



www.ti.com 23-May-2025

TRAY




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
5962-9322801MXA	HV	CFP	68	10	2 x 5	75	315	135.9	13000	60.96	35.58	37.47
SNJ54ACT8990HV	HV	CFP	68	10	2 x 5	75	315	135.9	13000	60.96	35.58	37.47
SNJ54ACT8990HV.A	HV	CFP	68	10	2 x 5	75	315	135.9	13000	60.96	35.58	37.47

HV (S-GQFP-F68)

CERAMIC QUAD FLATPACK




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- This dimension allows for package edge anomalies caused by material protrusion, such as rough ceramic, misaligned ceramic layers and lids, meniscus, and glass overrun.



GB (S-CPGA-P68)

CERAMIC PIN GRID ARRAY



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Index mark may appear on top or bottom depending vendor.
 - D. Pins are located within 0.010 (0,25) diameter of true position relative to each other at maximum material condition and within 0.030 (0,76) diameter relative to the edges of the ceramic.
 - E. This package can be hermetically sealed with metal lids or with ceramic lids using glass frit.
 - F. The pins can be gold plated or solder dipped.
 - G. Falls within MIL STD 1835 CMGA1-PN, CMGA13-PN and JEDEC MO-067 AA, MO-066 AA respectively




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040005-4/C








NOTES:

- 1. All linear dimensions are in inches. Any dimensions in brackets are in millimeters. Any dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Dimension does not include mold protrusion. Maximum allowable mold protrusion .01 in [0.25 mm] per side. 4. Reference JEDEC registration MS-018.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025