

# **SNx4AHC541 Octal Buffers/Drivers With 3-State Outputs**

## 1 Features

- Operating range 2V to 5.5V V<sub>CC</sub>
- Latch-up performance exceeds 250mA per JESD 17
- On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

# 2 Applications

- Servers
- PCs and Notebooks
- **Network Switches**
- Wearable Health and Fitness Devices
- Telecom Infrastructures
- Electronic Points-of-Sale


## 3 Description

The SNx4AHC541 octal buffers and drivers are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)	BODY SIZE(3)
	N (PDIP, 20)	24.33mm x 9.4mm	25.40mm x 6.35mm
	NS (SOP, 20)	12.6mm x 7.8mm	12.6mm x 5.3mm
	DB (SSOP, 20)	7.2mm × 7.8mm	7.50mm x 5.30mm
	PW (TSSOP, 20)	6.50mm × 6.4mm	6.50mm x 4.40mm
SNx4AHC541	DGV (TVSOP, 20)	5.00mm x 6.4mm	5.00mm x 4.40mm
	DW (SOIC, 20)	12.80mm × 10.3mm	12.80mm x 7.50mm
	J (CDIP, 20)	24.2mm x 7.62mm	24.2mm x 6.92mm
	W (CFP, 20)	13.09mm x 8.13mm	13.09mm x 6.92mm
	FK (LCCC, 20)	8.89mm x 8.89mm	8.89mm x 8.89mm

- For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



To Seven Other Channels Simplified Block Diagram




# **Table of Contents**

1 Features1	7.2 Functional Block Diagram	9
2 Applications1	7.3 Feature Description	
3 Description1	7.4 Device Functional Modes	
4 Pin Configuration and Functions3	8 Application and Implementation	. 10
5 Specifications4	8.1 Application Information	. 10
5.1 Absolute Maximum Ratings4	8.2 Typical Application	. 10
5.2 ESD Ratings4	8.3 Power Supply Recommendations	. 11
5.3 Recommended Operating Conditions4	8.4 Layout	. <b>1</b> 1
5.4 Thermal Information5	9 Device and Documentation Support	.12
5.5 Electrical Characteristics5	9.1 Documentation Support	. 12
5.6 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V6	9.2 Receiving Notification of Documentation Updates	. 12
5.7 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V6	9.3 Support Resources	. 12
5.8 Noise Characteristics7	9.4 Trademarks	. 12
5.9 Operating Characteristics7	9.5 Electrostatic Discharge Caution	.12
5.10 Typical Characteristics7	9.6 Glossary	.12
6 Parameter Measurement Information8	10 Revision History	. 12
7 Detailed Description9	11 Mechanical, Packaging, and Orderable	
7.1 Overview9	Information	. 13



# **4 Pin Configuration and Functions**






Figure 4-1. DB, PW, DGV, DW, N, or NS Package; 20-Pin, SSOP, TSSOP, TVSOP, SOIC, PDIP, or SOP (Top View)

Figure 4-2. FK Package 20-Pin LCCC (Top View)

**Table 4-1. Pin Functions** 

	PIN	1/0	DESCRIPTION
NO.	NAME	I/O	DESCRIPTION
1	OE1	ı	Output Enable 1
2	A1	1	A1 Input
3	A2	1	A2 Input
4	A3	1	A3 Input
5	A4	1	A4 Input
6	A5	1	A5 Input
7	A6	1	A6 Input
8	A7	1	A7 Input
9	A8	1	A8 Input
10	GND	_	Ground
11	Y8	0	Y8 Output
12	Y7	0	Y7 Output
13	Y6	0	Y6 Output
14	Y5	0	Y5 Output
15	Y4	0	Y4 Output
16	Y3	0	Y3 Output
17	Y2	0	Y2 Output
18	Y1	0	Y1 Output
19	ŌE2	1	Output Enable 2
20	V <sub>CC</sub>	_	Power Pin



# 5 Specifications

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
VI	Input voltage <sup>(2)</sup>		-0.5	7	V
Vo	Output voltage <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±25	mA
	Continuous current through V <sub>CC</sub> or GN	Continuous current through V <sub>CC</sub> or GND			
T <sub>stg</sub>	Storage temperature		-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device

## 5.2 ESD Ratings

			VALUE	UNIT
W <sub>rop</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	\/	
	Liectiostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			SN54AH	C541	SN74AH0	C541	UNIT	
			MIN	MAX	MIN	MAX	UNII	
V <sub>CC</sub>	Supply voltage		2	5.5	2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5		1.5			
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1		V	
		V <sub>CC</sub> = 5.5 V	3.85		3.85			
		V <sub>CC</sub> = 2 V		0.5		0.5		
V <sub>IL</sub> Low-level	Low-level Input voltage	V <sub>CC</sub> = 3 V		0.9		0.9	V	
		V <sub>CC</sub> = 5.5 V		1.65		1.65		
VI	Input voltage		0	5.5	0	5.5	V	
Vo	Output voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 2 V		-50		-50	μA	
I <sub>OH</sub>	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8		
		V <sub>CC</sub> = 2 V		50		50	μA	
I <sub>OL</sub>	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	m Λ	
		$V_{CC} = 5 V \pm 0.5 V$		8		8	mA	
04/0	la and the ancident air and full and a	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	A /	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 5 V ± 0.5 V		20		20	ns/V	
T <sub>A</sub>	Operating free-air temperature	Operating free-air temperature				125	°C	

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## **5.4 Thermal Information**

				SN74	AHC541			
	THERMAL METRIC(1)	DB (SSOP)	DGV (TVSOP)	DW (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	UNIT
		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	99.9	119.2	81.1	68.5	77.6	116.8	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	61.7	34.5	48.6	48.5	42.7	58.5	
$R_{\theta JB}$	Junction-to-board thermal resistance	55.2	60.7	53.8	44.9	45.7	78.7	
ΨЈТ	Junction-to-top characterization parameter	22.6	1.2	19.5	28.0	10.2	12.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	54.8	60.0	53.1	44.5	45.2	77.9	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	N/A	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

## 5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	T <sub>A</sub> = 25°C			SN54AHC541		SN74AHC541		SN74AHC541 -40°C to 125°C		UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
		2 V	1.9	2		1.9		1.9		1.9			
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		2.9		2.9			
V <sub>OH</sub>		4.5 V	4.4	4.5		4.4		4.4		4.4		V	
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		2.48		2.48			
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8		3.8			
		2 V			0.1		0.1		0.1		0.1		
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1		0.1		
V <sub>OL</sub>		4.5 V			0.1		0.1		0.1		0.1	V	
	I <sub>OH</sub> = 4 mA	3 V			0.36		0.5		0.44		0.5		
	I <sub>OH</sub> = 8 mA	4.5 V			0.36		0.5		0.44		0.5		
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1 <sup>(1)</sup>		±1		±1	μA	
I <sub>OZ</sub> <sup>(2)</sup>	$V_O = V_{CC}$ or GND $V_I (\overline{OE}) = V_{IL}$ or $V_{IH}$	5.5 V			±0.25		±2.5		±2.5		±2.5	μA	
Icc	$V_I = V_{CC}$ or GND $I_O = 0$	5.5 V			4		40		40		20	μA	
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2	10				10			pF	
Co	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		4								pF	

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0 \text{ V}$ .

<sup>(2)</sup> For input and output pins, I<sub>OZ</sub> includes the input leakage current.



# 5.6 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 2	5°C	SN54AH	C541	SN74AH	HC541	SN74AHC T <sub>A</sub> = -40°C to		UNIT		
	(INFUI)	(OUTPUT)	CAPACITANCE	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
t <sub>PLH</sub>	Α	Y	C <sub>1</sub> = 15 pF	5(1)	7 <sup>(1)</sup>	1 <sup>(1)</sup>	8.5 <mark>(1)</mark>	1	8.5	1	8.5	ns		
t <sub>PHL</sub>		Y	OL = 15 pr	5(1)	7 <sup>(1)</sup>	1 <sup>(1)</sup>	8.5 <mark>(1)</mark>	1	8.5	1	8.5	115		
t <sub>PZH</sub>	ŌĒ	Y	C <sub>1</sub> = 15 pF	6 <sup>(1)</sup>	10.5 <sup>(1)</sup>	1 <sup>(1)</sup>	11 <sup>(1)</sup>	1	11	1	11	ns		
t <sub>PZL</sub>	OE	I	OL = 15 pr	6 <sup>(1)</sup>	10.5 <sup>(1)</sup>	1 <sup>(1)</sup>	11 <sup>(1)</sup>	1	11	1	11	115		
t <sub>PHZ</sub>	ŌĒ	Y	V	C <sub>1</sub> = 15 pF	7 <sup>(1)</sup>	11 <sup>(1)</sup>	1 <sup>(1)</sup>	12 <sup>(1)</sup>	1	12	1	12	ns	
t <sub>PLZ</sub>	OE T		C <sub>L</sub> = 15 pr	7 <sup>(1)</sup>	11 <sup>(1)</sup>	1 <sup>(1)</sup>	12 <sup>(1)</sup>	1	12	1	12	115		
t <sub>PLH</sub>	Α	Y			C <sub>1</sub> = 50 pF	7.5	10.5	1	12	1	12	1	12	ns
t <sub>PHL</sub>			Y C <sub>L</sub> = 50 pF	7.5	10.5	1	12	1	12	1	12	115		
t <sub>PZH</sub>	ŌĒ	Y	C <sub>L</sub> = 50 pF	8	14	1	16	1	16	1	16	ns		
t <sub>PZL</sub>	OE	I	C <sub>L</sub> = 50 pr	8	14	1	16	1	16	1	16	115		
t <sub>PHZ</sub>	ŌĒ	Y	C <sub>1</sub> = 50 pF	9	15.4	1	17.5	1	17.5	1	17.5	ns		
t <sub>PLZ</sub>	OE	I	C <sub>L</sub> = 50 pr	9	15.4	1	17.5	1	17.5	1	17.5	115		
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF		1.5 <sup>(2)</sup>				1.5			ns		
t <sub>PLH</sub>	A or B	A or B Y	C <sub>L</sub> = 50 pF	6.3	8.8	1	10	1	10	1	10	10 ns		
t <sub>PHL</sub>	AUID	l i	OL - 30 PF	6.3	8.8	1	10	1	10	1	10	115		

- (1) On products compliant to MIL-PRF-38535, this parameter is not production tested.
   (2) On products compliant to MIL-PRF-38535, this parameter does not apply.

# 5.7 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 2	5°C	SN54Al	HC541	SN74Al	IC541	T <sub>A</sub> = -40°C to SN74AHC		UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Α	Y	C <sub>L</sub> = 15 pF	3.5 <sup>(1)</sup>	5 <sup>(1)</sup>	1 <sup>(1)</sup>	6 <sup>(1)</sup>	1	6	1	6	ns
t <sub>PHL</sub>		T	CL = 15 pr	3.5 <sup>(1)</sup>	5 <sup>(1)</sup>	1 <sup>(1)</sup>	6 <sup>(1)</sup>	1	6	1	6	115
t <sub>PZH</sub>	ŌĒ	Y	C <sub>1</sub> = 15 pF	4.7 <sup>(1)</sup>	7.2 <sup>(1)</sup>	1 <sup>(1)</sup>	8.5 <sup>(1)</sup>	1	8.5	1	8.5	ns
t <sub>PZL</sub>	OE 1	Y	OL = 13 pi	4.7 <sup>(1)</sup>	7.2 <sup>(1)</sup>	1 <sup>(1)</sup>	8.5 <sup>(1)</sup>	1	8.5	1	8.5	115
t <sub>PHZ</sub>	- ŌE Y	OF V	C <sub>1</sub> = 15 pF	5 <sup>(1)</sup>	7.5 <sup>(1)</sup>	1 <sup>(1)</sup>	8(1)	1	8	1	8	ns
t <sub>PLZ</sub>		OL	ı	- Ο[ - 15 βί	5 <sup>(1)</sup>	7.5 <sup>(1)</sup>	1 <sup>(1)</sup>	8(1)	1	8	1	8
t <sub>PLH</sub>	Α	Y	C <sub>1</sub> = 50 pF	5	7	1	8	1	8	1	8	ns
t <sub>PHL</sub>		ı	О[ – 30 рі	5	7	1	8	1	8	1	8	115
t <sub>PZH</sub>	ŌĒ	Y	C <sub>1</sub> = 50 pF	6.2	9.2	1	10.5	1	10.5	1	10.5	ns
t <sub>PZL</sub>	OL	ı	О[ – 30 рі	6.2	9.2	1	10.5	1	10.5	1	10.5	115
t <sub>PHZ</sub>	ŌĒ	Y	C <sub>1</sub> = 50 pF	6	8.8	1	10	1	10	1	10	ns
t <sub>PLZ</sub>	J	T	GL = 30 pr	6	8.8	1	10	1	10	1	10	115
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF		1 <sup>(2)</sup>	1			1			ns

- On products compliant to MIL-PRF-38535, this parameter is not production tested.
- On products compliant to MIL-PRF-38535, this parameter does not apply.



## **5.8 Noise Characteristics**

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}^{(1)}$ 

	PARAMETER	SN74AH0	UNIT	
	FARAWETER	MIN	MAX	UNII
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>	4.7		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	3.5		V
$V_{IL(D)}$	Low-level dynamic input voltage		1.5	V


(1) Characteristics are for surface-mount packages only.

# **5.9 Operating Characteristics**

 $V_{CC}$  = 5 V,  $T_A$  = 25°C


PARAMETER	TEST (	CONDITIONS	TYP	UNIT	
C <sub>pd</sub> Power dissipation capacitance	No load,	f = 1 MHz	12	pF	1

# **5.10 Typical Characteristics**





## **6 Parameter Measurement Information**



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms



# 7 Detailed Description


## 7.1 Overview

The SNx4AHC541 octal buffers/drivers are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

The 3-state control gate is a two-input AND gate with active-low inputs. If either output-enable ( $\overline{\text{OE1}}$  or  $\overline{\text{OE2}}$ ) input is high, all corresponding outputs are in the high-impedance state. The outputs provide noninverted data when they are not in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor. The minimum value of the resistor is determined by the current-sinking capability of the driver.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

The SNx4AHC541 has a wide operating voltage range of 2 V to 5.5 V. It allows down voltage translations while accepting input voltages of up to 5.5 V. The slow edges of the SNx4AHC541 enables the reduction of output ringing.

#### 7.4 Device Functional Modes

Table 7-1 lists the functional modes for the SNx4AHC541 devices.

Table 7-1. Function Table (Each Buffer/Driver)

	INPUTS	OUTPUT	
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	Н
Н	Х	Х	Z
Х	Н	X	Z



# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 8.1 Application Information

The SN74AHC541 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs accept voltages up to 5.5 V, which allows down translation to the  $V_{CC}$  level. Figure 8-2 shows how the slower edges can reduce ringing on the output compared to higher drive parts like AC.

## 8.2 Typical Application




Figure 8-1. Typical Application Schematic

### 8.2.1 Design Requirements


This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 8.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in the Section 5.3 table.
  - For specified high and low levels, see V<sub>IH</sub> and V<sub>II</sub> in the Section 5.3 table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommended Output Conditions:
  - · Load currents should not exceed 25 mA per output and 75 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.



## 8.2.3 Application Curve



 $V_{cc} = 3.3 \text{ V}, C_L = 15 \text{ pF}, T_A = 25^{\circ}\text{C}$ 

Figure 8-2. Simulated Propagation Delay From Input (A1) to Output (Y1)

### 8.3 Power Supply Recommendations

## 8.4 Layout

## 8.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in the Figure 8-3 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

#### 8.4.2 Layout Example




Figure 8-3. Example Layout for the SN74AHC541

# 9 Device and Documentation Support

## 9.1 Documentation Support

#### 9.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 9-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN74AHC541	Click here	Click here	Click here	Click here	Click here	
SN54AHC541	Click here	Click here	Click here	Click here	Click here	

## 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

# 

Submit Document Feedback



# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com

31-Oct-2025

# **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-9685701Q2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9685701Q2A SNJ54AHC 541FK
5962-9685701QRA	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9685701QR A SNJ54AHC541J
5962-9685701QSA	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9685701QS A SNJ54AHC541W
SN74AHC541DBR	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA541
SN74AHC541DBR.A	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA541
SN74AHC541DGSR	Active	Production	VSSOP (DGS)   20	5000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC541
SN74AHC541DGVR	Active	Production	TVSOP (DGV)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA541
SN74AHC541DGVR.A	Active	Production	TVSOP (DGV)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA541
SN74AHC541DW	Obsolete	Production	SOIC (DW)   20	-	-	Call TI	Call TI	-40 to 125	AHC541
SN74AHC541DWR	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC541
SN74AHC541DWR.A	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC541
SN74AHC541DWRE4	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC541
SN74AHC541N	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	SN74AHC541N
SN74AHC541N.A	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	SN74AHC541N
SN74AHC541NSR	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC541
SN74AHC541NSR.A	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC541
SN74AHC541PW	Obsolete	Production	TSSOP (PW)   20	-	-	Call TI	Call TI	-40 to 125	HA541
SN74AHC541PWR	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(AHC541, HA541)
SN74AHC541PWR.A	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(AHC541, HA541)
SN74AHC541PWRE4	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA541
SN74AHC541PWRG4	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA541
SN74AHC541PWRG4.A	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA541
SN74AHC541RKSR	Active	Production	VQFN (RKS)   20	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC541



-55 to 125

-55 to 125

N/A for Pkg Type

N/A for Pkg Type

31-Oct-2025

SNJ54AHC541J

5962-9685701QS A SNJ54AHC541W

5962-9685701QS A SNJ54AHC541W



SNJ54AHC541W

SNJ54AHC541W.A

www.ti.com

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SNJ54AHC541FK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	(5) N/A for Pkg Type	-55 to 125	5962- 9685701Q2A SNJ54AHC 541FK
SNJ54AHC541FK.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9685701Q2A SNJ54AHC 541FK
SNJ54AHC541J	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9685701QF A SNJ54AHC541J
SNJ54AHC541J.A	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9685701Q

Active

Active

Production

Production

No

No

**SNPB** 

**SNPB** 

25 | TUBE

25 | TUBE

CFP (W) | 20

CFP (W) | 20

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# PACKAGE OPTION ADDENDUM

www.ti.com 31-Oct-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AHC541, SN74AHC541:

Catalog: SN74AHC541

Automotive: SN74AHC541-Q1, SN74AHC541-Q1

Military: SN54AHC541


#### NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications



www.ti.com 15-Sep-2025


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC541DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHC541DGSR	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
SN74AHC541DGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC541DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74AHC541NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AHC541PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHC541PWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHC541PWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHC541RKSR	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1



www.ti.com 15-Sep-2025




\*All dimensions are nominal

7 ili dimensionis are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC541DBR	SSOP	DB	20	2000	353.0	353.0	32.0
SN74AHC541DGSR	VSSOP	DGS	20	5000	353.0	353.0	32.0
SN74AHC541DGVR	TVSOP	DGV	20	2000	353.0	353.0	32.0
SN74AHC541DWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74AHC541NSR	SOP	NS	20	2000	356.0	356.0	45.0
SN74AHC541PWR	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74AHC541PWRG4	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74AHC541PWRG4	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74AHC541RKSR	VQFN	RKS	20	3000	210.0	185.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 15-Sep-2025

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9685701Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9685701QSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74AHC541N	N	PDIP	20	20	506	13.97	11230	4.32
SN74AHC541N.A	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54AHC541FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54AHC541FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54AHC541W	W	CFP	20	25	506.98	26.16	6220	NA
SNJ54AHC541W.A	W	CFP	20	25	506.98	26.16	6220	NA

## 14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# DGV (R-PDSO-G\*\*)

## 24 PINS SHOWN

### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# W (R-GDFP-F20)

# CERAMIC DUAL FLATPACK



NOTES:


- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

  D. Index point is provided on cap for terminal identification only.

  E. Falls within Mil—Std 1835 GDFP2—F20








### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







### NOTES:


PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. No JEDEC registration as of September 2020.
- 5. Features may differ or may not be present.






### NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.






NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.








### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025