## SN54AHCT16374, SN74AHCT16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS


SCLS337I - MARCH 1996 - REVISED FEBRUARY 2000

- Members of the Texas Instruments Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Inputs Are TTL-Voltage Compatible
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### description

The 'AHCT16374 devices are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

SN54AHCT16374 . . . WD PACKAGE SN74AHCT16374 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)



These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels at the data (D) inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AHCT16374 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHCT16374 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC and Widebus are trademarks of Texas Instruments Incorporated.



## FUNCTION TABLE (each 8-bit flip-flop)


	INPUTS	OUTPUT	
OE	CLK	D	Q
L	1	Н	Н
L	$\uparrow$	L	L
L	H or L	Χ	Q <sub>0</sub>
Н	X	Χ	Z

## logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)





## SN54AHCT16374, SN74AHCT16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS337I - MARCH 1996 - REVISED FEBRUARY 2000

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 7 V
Output voltage range, VO (see Note 1)	
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	
Continuous current through each V <sub>CC</sub> or GND	
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	
DGV package	e 58°C/W
DL package	63°C/W
Storage temperature range, T <sub>Sto</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 3)

		SN54AHC	T16374	SN74AHCT16374		UNIT
		MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	2	2		V
V <sub>IL</sub>	Low-level input voltage		8.0		0.8	V
٧ <sub>I</sub>	Input voltage	0 4	5.5	0	5.5	V
٧o	Output voltage	0	VCC	0	VCC	V
loh	High-level output current	2	-8		-8	mA
loL	Low-level output current	20/	8		8	mA
Δt/Δν	Input transition rise or fall rate	Q	20		20	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



## SN54AHCT16374, SN74AHCT16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS337I – MARCH 1996 – REVISED FEBRUARY 2000

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T,	ղ = 25°C	;	SN54AHC	T16374	SN74AHC	T16374	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
Vari	I <sub>OH</sub> = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
VOH	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		V
VOL	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		0.1	V
VOL	$I_{OL} = 8 \text{ mA}$	4.5 V			0.36		0.44		0.44	V
lį	$V_I = V_{CC}$ or GND	0 V to 5.5 V			±0.1	4	±1*		±1	μΑ
loz	$V_O = V_{CC}$ or GND, $V_I = V_{IH}$ or $V_{IL}$	5.5 V			±0.25	, LO <sub>2</sub>	±2.5		±2.5	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4	20	40		40	μΑ
∆l <sub>CC</sub> †	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			1.35	Q.	1.5		1.5	mA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2.5	10				10	pF
Co	$V_O = V_{CC}$ or GND	5 V		3.5						pF

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0 \text{ V}$ .

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 25°C		SN54AHCT16374	SN74AHCT16374		UNIT
		MIN	MAX	MIN MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, CLK high or low	6.5		6.5	6.5		ns
t <sub>su</sub>	Setup time, data before CLK↑	2.5		2.5	2.5		ns
t <sub>h</sub>	Hold time, data after CLK↑	2.5		2.5	2.5		ns

<sup>†</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

SCLS337I - MARCH 1996 - REVISED FEBRUARY 2000

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	4 = 25°C	;	SN54AHC	T16374	SN74AHC	Γ16374	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			C <sub>L</sub> = 15 pF	90*	140*		80*		110		MHz
fmax			$C_{L} = 50 \text{ pF}$	85	130		75		75		IVITIZ
t <sub>PLH</sub>	CLK	Q	C 15 pE		6.5*	9.4*	1*	10.5*	1	10.5	ns
t <sub>PHL</sub>	CLK	Q	C <sub>L</sub> = 15 pF		6.5*	9.4*	1*	10.5*	1	10.5	110
<sup>t</sup> PZH	ŌĒ	Q	C 15 pE		6.5*	9.5*	1*	10.5*	1	10.5	ns
t <sub>PZL</sub>	OE	γ	C <sub>L</sub> = 15 pF		6.5*	9.5*	1*	10.5*	1	10.5	115
t <sub>PHZ</sub>	ŌĒ	Q	C 15 pE		6.2*	10.2*	1*2	11*	1	11	ns
t <sub>PLZ</sub>	OE	γ	C <sub>L</sub> = 15 pF		6.2*	10.2*	1/*	11*	1	11	113
t <sub>PLH</sub>	CLK	Q	C <sub>I</sub> = 50 pF		7.3	10.4	201	11.5	1	11.5	ne
t <sub>PHL</sub>	OLK	ζ	CL = 30 pr		7.1	10.4	0%	11.5	1	11.5	ns
<sup>t</sup> PZH	ŌE	Q	C <sub>I</sub> = 50 pF		6.2	10.5	1	11.5	1	11.5	ns
tPZL	OL	3	CL = 30 pr		5.1	10.5	1	11.5	1	11.5	10
<sup>t</sup> PHZ	ŌĒ	Q	C <sub>I</sub> = 50 pF		7.1	11.2	1	12	1	12	ns
t <sub>PLZ</sub>	OE	γ	CL = 50 pr		7.9	11.2	1	12	1	12	115
t <sub>sk(o)</sub>		·	C <sub>L</sub> = 50 pF			1**				1	ns

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

## noise characteristics, $V_{CC}$ = 5 V, $C_L$ = 50 pF, $T_A$ = 25°C (see Note 4)

	PARAMETER	SN74	374	UNIT	
	PARAMETER	MIN TYP MAX			UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.36	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.1	-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		4.7		V
VIH(D)	High-level dynamic input voltage	2			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.8	V

NOTE 4: Characteristics are for surface-mount packages only.


## operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	No load, f = 1 MHz	27	pF

<sup>\*\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

SCLS337I - MARCH 1996 - REVISED FEBRUARY 2000

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 3$  ns,  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com

11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
SN74AHCT16374DGGR	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT16374
SN74AHCT16374DGGR.A	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT16374
SN74AHCT16374DGVR	Active	Production	TVSOP (DGV)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HF374
SN74AHCT16374DGVR.A	Active	Production	TVSOP (DGV)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HF374
SN74AHCT16374DL	Obsolete	Production	SSOP (DL)   48	-	-	Call TI	Call TI	-40 to 85	AHCT16374
SN74AHCT16374DLR	Active	Production	SSOP (DL)   48	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT16374
SN74AHCT16374DLR.A	Active	Production	SSOP (DL)   48	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT16374

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## **PACKAGE OPTION ADDENDUM**


www.ti.com 11-Nov-2025

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

### TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT16374DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AHCT16374DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74AHCT16374DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 24-Jul-2025




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT16374DGGR	TSSOP	DGG	48	2000	356.0	356.0	45.0
SN74AHCT16374DGVR	TVSOP	DGV	48	2000	353.0	353.0	32.0
SN74AHCT16374DLR	SSOP	DL	48	1000	356.0	356.0	53.0

## DL (R-PDSO-G48)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



## DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194





SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025