
SCLS582B - APRIL 2004 - REVISED APRIL 2008

- Qualified for Automotive Applications
- Inputs Are TTL-Voltage Compatible
- Latch-Up Performance Exceeds 250 mA Per JESD 17

description/ordering information

This octal buffer/driver is designed specifically to improve the performance and density of 3-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

The SN74AHCT240 device is organized as two 4-bit buffers/line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.



PW PACKAGE

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ shall be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION[†]

| TA | PACKA | PACKAGE [‡] ORDERABLE PART NUMBER | | TOP-SIDE MARKING |
|---------------|------------|--|-------------------|---------------------|
| -40°C to 85°C | TSSOP - PW | Tape and reel | SN74AHCT240IPWRQ1 | AHCT240I |

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

FUNCTION TABLE (each 4-bit buffer/driver)

| INP | JTS | OUTPUT |
|-----|-----|--------|
| OE | Α | Υ |
| L | Н | L |
| L | L | Н |
| Н | Χ | Z |




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



[‡] Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Output voltage range, V_O (see Note 1) Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) Continuous output current, I_O ($V_O = 0$ to V_{CC}) Continuous current through V_{CC} or GND Package thermal impedance, θ_{JA} (see Note 2) | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ |
|--|--|
| Package thermal impedance, θ_{JA} (see Note 2) | |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

| | | MIN | MAX | UNIT |
|----------------|--------------------------------|-----|-----|------|
| VCC | Supply voltage | 4.5 | 5.5 | V |
| V_{IH} | High-level input voltage | 2 | | V |
| VIL | Low-level input voltage | | 0.8 | V |
| ٧ _I | Input voltage | 0 | 5.5 | V |
| ٧o | Output voltage | 0 | VCC | V |
| ІОН | High-level output current | | -8 | mA |
| loL | Low-level output current | | 8 | mA |
| TA | Operating free-air temperature | -40 | 85 | °C |

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS582B - APRIL 2004 - REVISED APRIL 2008

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | TEST SOMETIONS | \ ,, | T, | ղ = 25°C | ; | | MAY | | |
|-------------------|--|--------------|------|----------|-------|-----|------|------|--|
| PARAMETER | TEST CONDITIONS | VCC | MIN | TYP | MAX | MIN | WAX | UNIT | |
| V | I _{OH} = -50 μA | 4.5.1/ | 4.4 | 4.5 | | 4.4 | | ., | |
| VOH | I _{OH} = -8 mA | 4.5 V | 3.94 | | | 3.8 | | V | |
| | $I_{OL} = 50 \mu A$ | 451/ | | | 0.1 | | 0.1 | V | |
| VOL | I _{OL} = 8 mA | 4.5 V | | | 0.36 | | 0.44 | | |
| loz | $V_O = V_{CC}$ or GND | 5.5 V | | | ±0.25 | | ±2.5 | μΑ | |
| Ц | V _I = 5.5 V or GND | 0 V to 5.5 V | | | ±0.1 | | ±1 | μΑ | |
| Icc | $V_I = V_{CC}$ or GND, $I_O = 0$ | 5.5 V | | | 4 | | 40 | μΑ | |
| ΔICC [†] | One input at 3.4 V, Other inputs at V _{CC} or GND | 5.5 V | | | 1.35 | | 1.5 | mA | |
| Ci | $V_I = V_{CC}$ or GND | 5 V | | 2.5 | 10 | · | 10 | pF | |
| Co | $V_O = V_{CC}$ or GND | 5 V | | 3 | | | | pF | |

[†] This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or VCC.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

| | FROM | то | LOAD | T | λ = 25°C | ; | | B4 A V | |
|------------------|-----------|----------------------------------|------------------------|---|----------|------|-----|--------|------|
| PARAMETER | (INPUT) | (INPUT) (OUTPUT) CAPACITANCE MIN | | | TYP | MAX | MIN | MAX | UNIT |
| ^t PLH | ^ | Υ | C: 15 pF | | 5.4 | 7.4 | 1 | 8.5 | 20 |
| ^t PHL | А | Ť | C _L = 15 pF | | 5.4 | 7.4 | 1 | 8.5 | ns |
| ^t PZH | <u> </u> | Y | C. 15 nF | | 7.7 | 10.4 | 1 | 12 | 20 |
| ^t PZL | OE | Ť | C _L = 15 pF | | 7.7 | 10.4 | 1 | 12 | ns |
| ^t PHZ | <u>OE</u> | Y | C _L = 15 pF | | 8.3 | 10.4 | 1 | 12 | ns |
| ^t PLZ | OE | T | OL = 10 pi | | 8.3 | 10.4 | 1 | 12 | 113 |
| ^t PLH | • | ., | 0 50 5 | | 5.9 | 8.4 | 1 | 9.5 | |
| t _{PHL} | А | Y | C _L = 50 pF | | 5.9 | 8.4 | 1 | 9.5 | ns |
| ^t PZH | ŌĒ | ., | 0 50 5 | | 8.2 | 11.4 | 1 | 13 | |
| ^t PZL | OE | Y | C _L = 50 pF | | 8.2 | 11.4 | 1 | 13 | ns |
| t _{PHZ} | ŌĒ | V | 0 50-5 | | 8.8 | 11.4 | 1 | 13 | |
| tPLZ | OE | Y | C _L = 50 pF | | 8.8 | 11.4 | 1 | 13 | ns |
| tsk(o) | | | C _L = 50 pF | | | 1 | | 1 | ns |

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 4)

| | PARAMETER | MIN | TYP | MAX | UNIT |
|--------------------|-----------------------------------|-----|-----|-----|------|
| VOH(V) | Quiet output, minimum dynamic VOH | | 4.1 | | V |
| V _{IH(D)} | High-level dynamic input voltage | 2 | | | V |
| $V_{IL(D)}$ | Low-level dynamic input voltage | | | 0.8 | V |


NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

| | PARAMETER | TEST C | ONDITIONS | TYP | UNIT |
|-----------------|-------------------------------|----------|-----------|-----|------|
| C _{pd} | Power dissipation capacitance | No load, | f = 1 MHz | 10 | pF |



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: $PRR \le 1 \text{ MHz}$, $Z_O = 50 \Omega$, $t_f \le 3 \text{ ns}$, $t_f \le 3 \text{ ns}$.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com 11-Nov-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking |
|-----------------------|--------|---------------|------------------|-----------------------|------|-------------------------------|----------------------------|--------------|--------------|
| | (1) | (2) | | | (3) | (4) | (5) | | (6) |
| | | | | | | (4) | (5) | | |
| CAHCT240IPWRG4Q1 | Active | Production | TSSOP (PW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AHCT240I |
| CAHCT240IPWRG4Q1.A | Active | Production | TSSOP (PW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AHCT240I |
| CAHCT240QWRKSRQ1 | Active | Production | VQFN (RKS) 20 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HB240Q |
| SN74AHCT240QDGSRQ1 | Active | Production | VSSOP (DGS) 20 | 5000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HB240Q |
| SN74AHCT240QPWRQ1 | Active | Production | TSSOP (PW) 20 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AHCT240Q |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

OTHER QUALIFIED VERSIONS OF SN74AHCT240-Q1:

● Catalog : SN74AHCT240

Military : SN54AHCT240

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product


• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CAHCT240IPWRG4Q1 | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.0 | 1.4 | 8.0 | 16.0 | Q1 |
| CAHCT240QWRKSRQ1 | VQFN | RKS | 20 | 3000 | 180.0 | 12.4 | 2.8 | 4.8 | 1.2 | 4.0 | 12.0 | Q1 |
| SN74AHCT240QDGSRQ1 | VSSOP | DGS | 20 | 5000 | 330.0 | 16.4 | 5.4 | 5.4 | 1.45 | 8.0 | 16.0 | Q1 |
| SN74AHCT240QPWRQ1 | TSSOP | PW | 20 | 3000 | 330.0 | 16.4 | 6.95 | 7.0 | 1.4 | 8.0 | 16.0 | Q1 |


www.ti.com 23-Jul-2025



*All dimensions are nominal

| 7 till dillitoriolorio di o mominal | | | | | | | |
|-------------------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| CAHCT240IPWRG4Q1 | TSSOP | PW | 20 | 2000 | 353.0 | 353.0 | 32.0 |
| CAHCT240QWRKSRQ1 | VQFN | RKS | 20 | 3000 | 210.0 | 185.0 | 35.0 |
| SN74AHCT240QDGSRQ1 | VSSOP | DGS | 20 | 5000 | 353.0 | 353.0 | 32.0 |
| SN74AHCT240QPWRQ1 | TSSOP | PW | 20 | 3000 | 353.0 | 353.0 | 32.0 |






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:


PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. No JEDEC registration as of September 2020.
- 5. Features may differ or may not be present.






NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)


- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



2.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025