
SCES067F - JUNE 1996 - REVISED JANUARY 1999

- State-of-the-Art Advanced BiCMOS Technology (ABT) Widebus™ Design for 2.5-V and 3.3-V Operation and Low Static **Power Dissipation**
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V V<sub>CC</sub>)
- **Typical V<sub>OLP</sub> (Output Ground Bounce)**  $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- High Drive (-24/24 mA at 2.5-V and -32/64 mA at 3.3-V V<sub>CC</sub>)
- **Power Off Disables Outputs, Permitting Live Insertion**
- **High-Impedance State During Power Up** and Power Down Prevents Driver Conflict
- Uses Bus Hold on Data Inputs in Place of External Pullup/Pulldown Resistors to Prevent the Bus From Floating
- **Auto3-State Eliminates Bus Current** Loading When Output Exceeds V<sub>CC</sub> + 0.5 V
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model; and Exceeds 1000 V **Using Charged-Device Model, Robotic** Method
- Flow-Through Architecture Facilitates **Printed Circuit Board Layout**
- Distributed V<sub>CC</sub> and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- **Package Options Include Plastic Shrink** Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

### SN54ALVTH16373 . . . WD PACKAGE SN74ALVTH16373... DGG, DGV, OR DL PACKAGE (TOP VIEW)



### description

The 'ALVTH16373 devices are 16-bit transparent D-type latches with 3-state outputs designed for 2.5-V or 3.3-V  $V_{
m CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

SCES067F - JUNE 1996 - REVISED JANUARY 1999

### description (continued)

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When  $V_{CC}$  is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN54ALVTH16373 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALVTH16373 is characterized for operation from –40°C to 85°C.


## FUNCTION TABLE (each 8-bit section)

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q <sub>0</sub>
Н	X	Χ	Z



### logic diagram (positive logic)





To Seven Other Channels

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	−0.5 V to 7 V
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)	−0.5 V to 7 V
Output current in the low state, IO: SN54ALVTH16373	96 mA
SN74ALVTH16373	
Output current in the high state, I <sub>O</sub> : SN54ALVTH16373	–48 mA
SN74ALVTH16373	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T <sub>stq</sub> –	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

### recommended operating conditions, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (see Note 3)

			SN54	ALVTH1	6373	SN74	ALVTH1	6373	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vcc	Supply voltage	oly voltage			2.7	2.3		2.7	V
VIH	High-level input voltage	1.7			1.7			V	
V <sub>IL</sub>	Low-level input voltage		4	0.7			0.7	V	
VI	Input voltage	0	VCC	5.5	0	VCC	5.5	V	
IOH	High-level output current			,0	-6			-8	mA
la	Low-level output current			(0)	6			8	mA
lor	Low-level output current; current duty cycle ≤	50%; f≥1 kHz	5	5	18			24	IIIA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	St.		10			10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate					200		·	μs/V
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51.

SCES067F - JUNE 1996 - REVISED JANUARY 1999

## recommended operating conditions, $V_{\mbox{\footnotesize{CC}}}$ = 3.3 V $\pm$ 0.3 V (see Note 3)

			SN54	ALVTH1	6373	SN74	ALVTH1	6373	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VCC	Supply voltage	/oltage			3.6	3		3.6	V
VIH	High-level input voltage	2			2			V	
V <sub>IL</sub>	Low-level input voltage		4	0.8			0.8	V	
VI	Input voltage	0	VCC	5.5	0	VCC	5.5	V	
IOH	High-level output current			Q	-24			-32	mA
la	Low-level output current			(0)	24			32	mA
lOL	Low-level output current; current duty cycle ≤	50%; f≥1 kHz	4	$\tilde{Q}$	48			64	IIIA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	8		10			10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate					200			μs/V
T <sub>A</sub>	Operating free-air temperature				125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCES067F - JUNE 1996 - REVISED JANUARY 1999

# electrical characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted)

D/	ND AMETED	TEST O	ONDITIONS	SN54	ALVTH1	6373	SN74	ALVTH1	6373	LINUT	
PA	ARAMETER	TEST	ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
٧ıK		$V_{CC} = 2.3 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	$I_{OH} = -100 \mu A$	V <sub>CC</sub> -0	2		V <sub>CC</sub> -0	.2			
VOH		V <sub>CC</sub> = 2.3 V	I <sub>OH</sub> = -6 mA	1.8						V	
		vCC = 2.3 v	I <sub>OH</sub> = -8 mA				1.8				
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	I <sub>OL</sub> = 100 μA			0.2			0.2		
			$I_{OL} = 6 \text{ mA}$			0.4					
VOL		V <sub>CC</sub> = 2.3 V	$I_{OL} = 8 \text{ mA}$						0.4	V	
		V(C) = 2.5 V	I <sub>OL</sub> = 18 mA			0.5					
	_		I <sub>OL</sub> = 24 mA						0.5		
	Control inputs	$V_{CC} = 2.7 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1		
	Control inputs	$V_{CC} = 0 \text{ or } 2.7 \text{ V},$	V <sub>I</sub> = 5.5 V			<u>\$</u> 10			10		
lį			V <sub>I</sub> = 5.5 V		Š	10			10	μΑ	
	Data inputs	V <sub>CC</sub> = 2.7 V	VI = VCC		24	1			1		
			V <sub>I</sub> = 0		1	<b>-</b> 5			<b>–</b> 5		
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$		25				±100	μΑ	
I <sub>BHL</sub> ‡		$V_{CC} = 2.3 \text{ V},$	V <sub>I</sub> = 0.7 V		115			115		μΑ	
IBHH§		$V_{CC} = 2.3 \text{ V},$	V <sub>I</sub> = 1.7 V	Q	-10			-10		μΑ	
I <sub>BHLO</sub>	,¶	$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to $V_{CC}$	300			300			μΑ	
Івннс	) <sup>#</sup>	$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to $V_{CC}$	-300			-300			μΑ	
<sub>IEX</sub>		$V_{CC} = 2.3 \text{ V},$	$V_0 = 5.5 \text{ V}$			125			125	μΑ	
IOZ(PI	U/PD)☆	$V_{CC} \le 1.2 \text{ V}, V_{O} = 0.5 \text{ V}$ $V_{I} = \text{GND or } V_{CC}, \overline{\text{OE}} = 0.5 \text{ V}$	√ to V <sub>CC</sub> , = don't care			±100			±100	μА	
lozh		V <sub>CC</sub> = 2.7 V	$V_0 = 2.3 \text{ V},$ $V_1 = 0.7 \text{ V or } 1.7 \text{ V}$			5			5	μΑ	
lozL		V <sub>CC</sub> = 2.7 V	$V_O = 0.5 \text{ V},$ $V_I = 0.7 \text{ V or } 1.7 \text{ V}$			-5			-5	μΑ	
		V00 = 2 7 V	Outputs high	1	0.04	0.1		0.04	0.1		
Icc		VCC = 2.7  V, $IO = 0,$	Outputs low	1	2.3	4.5		2.3	4.5	mA	
			Outputs disabled	1	0.04	0.1		0.04	0.1		
Ci		V <sub>CC</sub> = 2.5 V,	V <sub>I</sub> = 2.5 V or 0	1	3.5			3.5		pF	
Co		V <sub>CC</sub> = 2.5 V,	V <sub>O</sub> = 2.5 V or 0	1	6			6		pF	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 2.5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>&</sup>lt;sup>‡</sup> The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

<sup>§</sup> The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.

<sup>¶</sup> An external driver must source at least IBHLO to switch this node from low to high.

<sup>#</sup>An external driver must sink at least IBHHO to switch this node from high to low.

Current into an output in the high state when VO > VCC

<sup>\*</sup>High-impedance state during power up or power down

SCES067F - JUNE 1996 - REVISED JANUARY 1999

# electrical characteristics over recommended operating free-air temperature range, $V_{\text{CC}}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted)

PARAMETER		TEST O	ONDITIONS	SN54	ALVTH1	6373	SN74	ALVTH1	6373	UNIT
PA	RAMEIER	l lesi c	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNII
VIK		V <sub>CC</sub> = 3 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0	.2		V <sub>CC</sub> -0	.2		
Vон		V 2.V	I <sub>OH</sub> = -24 mA	2						V
		VCC = 3 V	I <sub>OH</sub> = -32 mA				2			
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I <sub>OL</sub> = 100 μA			0.2			0.2	
			I <sub>OL</sub> = 16 mA						0.4	
VOL			I <sub>OL</sub> = 24 mA			0.5				V
VOL		V <sub>CC</sub> = 3 V	$I_{OL} = 32 \text{ mA}$						0.5	V
			$I_{OL} = 48 \text{ mA}$			0.55				
	_		$I_{OL} = 64 \text{ mA}$						0.55	
	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1	
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V		Š	10			10	
l <sub>l</sub>	lı .		V <sub>I</sub> = 5.5 V		77	10			10	μΑ
	Data inputs	V <sub>CC</sub> = 3.6 V	VI = VCC		1	1			1	
			V <sub>I</sub> = 0		2	<b>-</b> 5			<b>–</b> 5	
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$	0	5				±100	μΑ
I <sub>BHL</sub> ‡		$V_{CC} = 3 V$ ,	V <sub>I</sub> = 0.8 V	75			75			μΑ
I <sub>BHH</sub> §		V <sub>CC</sub> = 3 V,	V <sub>I</sub> = 2 V	-75			-75			μΑ
<sup>I</sup> BHLO	1	$V_{CC} = 3.6 \text{ V},$	$V_I = 0$ to $V_{CC}$	500			500			μΑ
Івнно	,#	$V_{CC} = 3.6 \text{ V},$	$V_I = 0$ to $V_{CC}$	-500			-500			μΑ
IEX		$V_{CC} = 3 V$ ,	V <sub>O</sub> = 5.5 V			125			125	μΑ
IOZ(PL	J/PD)☆	$V_{CC} \le 1.2 \text{ V}, V_{O} = \underline{0.5} \text{ V}$ $V_{I} = \text{GND or } V_{CC}, \overline{OE} = \underline{0.5} \text{ V}$	V to V <sub>CC</sub> , = don't care			±100			±100	μΑ
lozh		V <sub>CC</sub> = 3.6 V	V <sub>O</sub> = 3 V,			5			5	μΑ
			V <sub>I</sub> = 0.8 V or 2 V	+-						
IOZL		V <sub>CC</sub> = 3.6 V	$V_0 = 0.5 \text{ V},$			-5			<b>-</b> 5	μΑ
			V <sub>I</sub> = 0.8 V or 2 V	+-	0.07	0.4		0.07	0.4	
		$V_{CC} = 3.6 \text{ V},$	Outputs high	┼	0.07	0.1		0.07	0.1	
ICC		$I_O = 0$ , $V_I = V_{CC}$ or GND	Outputs low	+	3.2	5.5		3.2	5	mA
			Outputs disabled	+-	0.07	0.1		0.07	0.1	
∆lcc□		V <sub>CC</sub> = 3 V to 3.6 V, One Other inputs at V <sub>CC</sub> or	e input at V <sub>CC</sub> – 0.6 V, GND			0.4			0.4	mA
Ci		$V_{CC} = 3.3 \text{ V},$	$V_{I} = 3.3 \text{ V or } 0$		3.5			3.5		pF
Co		$V_{CC} = 3.3 \text{ V},$	$V_0 = 3.3 \text{ V or } 0$		6			6		pF

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>&</sup>lt;sup>‡</sup> The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>II</sub> max.

<sup>§</sup> The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to VIH min.

 $<sup>\</sup>P$  An external driver must source at least  $I_{\mbox{\footnotesize{BHLO}}}$  to switch this node from low to high.

<sup>#</sup> An external driver must sink at least IBHHO to switch this node from high to low.

Current into an output in the high state when VO > VCC

<sup>★</sup>High-impedance state during power up or power down

<sup>□</sup>This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

SCES067F - JUNE 1996 - REVISED JANUARY 1999

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

			SN54ALVTH16373	SN74ALVTH	116373	UNIT
			MIN MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, LE high		1.5	1.5		ns
		Data high	1.1,0	1		
t <sub>su</sub>	Setup time, data before LE↓	ore LE↓  Data low		1.5		ns
+.	Hold time, data after LE↓	Data high	\$1	0.9		ns
t <sub>h</sub>	noid time, data after LE↓	Data low	1.6	1.5		115

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 2)

			SN54ALVTI	H16373	SN74ALVT	H16373	UNIT	
			MIN	MAX	MIN	MAX	UNIT	
t <sub>W</sub>	Pulse duration, LE high		1.5	\\\ \( \) \( \) \( \)	1.5		ns	
	Cotum time data before I E	Data high	1.5		1.4		no	
t <sub>su</sub>	Setup time, data before LE↓	Data low	0		0.9		ns	
tı.	Hold time, data after LE↓	Data high	Q1		0.9	·	ns	
<sup>t</sup> h Hol	noid time, data arter LE↓	Data low	1.5		1.4		115	

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 30 pF, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

00		, ,				
DADAMETED	FROM	то	SN54ALVTH16373	SN74ALVT	H16373	LINUT
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	D	Q	1 3.4	1	3.3	no
t <sub>PHL</sub>		ď	1 4.3	1	4.2	ns
t <sub>PLH</sub>	LE	Q	1.4 3.9	1.5	3.8	ns
t <sub>PHL</sub>	LE	ď	1.4 4.6	1.5	4.5	115
<sup>t</sup> PZH	<del>OE</del>	Q	1.7 4.4	1.8	4.3	
t <sub>PZL</sub>	OE .	ď	1,4 4.1	1.5	4	ns
<sup>t</sup> PHZ	OE	Q	1.4 4.7	1.5	4.6	ns
t <sub>PLZ</sub>			1 3.7	1	3.6	1115


# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	SN54ALVTH16373	SN74ALVTH16373	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	XAM MIM MAX	
tPLH	D	Q	1 3.2	2 1 3.1	] "
<sup>t</sup> PHL	D	3	1 3.4	1 3.3	ns
<sup>t</sup> PLH	LE	Q	1 3.4	1 3.3	ns
<sup>t</sup> PHL	LL	ď	1 2 3.6	1 3.5	115
<sup>t</sup> PZH	ŌĒ	Q	1.3 4.1	1.4	ns
<sup>t</sup> PZL	OE	3	3.5	5 1 3.4	. 115
<sup>t</sup> PHZ	ŌĒ	Q	1.4 5	1.5 4.9	ns
t <sub>PLZ</sub>	OE	3	1.4 4.6	1.5 4.5	



SCES067F - JUNE 1996 - REVISED JANUARY 1999

# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq 2$  ns,  $t_f \leq 2$  ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform22 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

11-Nov-2025 www.ti.com

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74ALVTH16373DL	Obsolete	Production	SSOP (DL)   48	-	-	Call TI	Call TI	-40 to 85	ALVTH16373
SN74ALVTH16373DLR	Obsolete	Production	SSOP (DL)   48	-	-	Call TI	Call TI	-40 to 85	ALVTH16373
SN74ALVTH16373GR	Obsolete	Production	TSSOP (DGG)   48	-	-	Call TI	Call TI	-40 to 85	ALVTH16373
SN74ALVTH16373VR	Obsolete	Production	TVSOP (DGV)   48	-	-	Call TI	Call TI	-40 to 85	VT373

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

## DL (R-PDSO-G48)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



### DGV (R-PDSO-G\*\*)

### **24 PINS SHOWN**

### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194





SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025