







SN54HC563, SN74HC563

SCLS145E - DECEMBER 1982 - REVISED JULY 2022

# **SNx4HC563 Octal Transparent D-Type Lataches With 3-State Outputs**

#### 1 Features

- Wide operating voltage range of 2 V to 6 V
- High-current 3-state outputs drive bus lines directly or up to 15 LSTTL loads
- Lowpower consumption, 80-µA max I<sub>CC</sub>
- Typical  $t_{pd}$  = 21 ns
- ±6-mA output drive at 5 V
- Low input current of 1 µA max
- **Bus-structured** pinout


### 2 Description

These 8-bit transparent D-type latches feature 3state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
SN74HC563DW	SOIC (20)	12.80 mm × 7.50 mm
SN74HC563N	PDIP (20)	25.40 mm × 6.35 mm

For all available packages, see the orderable addendum at the end of the data sheet.



**Functional Block Diagram** 



### **Table of Contents**

1 Features1	7.1 Overview
2 Description1	7.2 Functional Block Diagram
3 Revision History2	7.3 Device Functional Modes
4 Pin Configuration and Functions3	8 Power Supply Recommendations
5 Specifications4	9 Layout9
5.1 Absolute Maximum Ratings4	9.1 Layout Guidelines
5.2 Recommended Operating Conditions <sup>(1)</sup>	10 Device and Documentation Support10
5.3 Thermal Information4	10.1 Receiving Notification of Documentation Updates 10
5.4 Electrical Characteristics5	10.2 Support Resources10
5.5 Timing Requirements5	10.3 Trademarks10
5.6 Switching Characteristics6	10.4 Electrostatic Discharge Caution10
5.7 Switching Characteristics6	10.5 Glossary10
5.8 Operating Characteristics6	11 Mechanical, Packaging, and Orderable
6 Parameter Measurement Information7	Information10
7 Detailed Description8	

## 3 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from Revision D (January 2022) to Revision E (July 2022)

Page

Junction-to-ambient thermal resistance values increased. DW was 58 is now 109.1, N was 69 is now 84.6....4


## Changes from Revision C (March 2003) to Revision D (January 2022)


Page

Submit Document Feedback



## **4 Pin Configuration and Functions**





## **5 Specifications**

#### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_I < 0 \text{ or } V_I > V_{CC}$		±20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±35	mA
	Continuous current through V <sub>CC</sub> or GND	·		±70	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 5.2 Recommended Operating Conditions<sup>(1)</sup>

			SN54HC563		SN	74HC563		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
V <sub>CC</sub>	Supply voltage		2	5	6	2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			1.5			
$V_{IH}$	/ <sub>IH</sub> High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			3.15			V
		V <sub>CC</sub> = 6 V	4.2			4.2			
		V <sub>CC</sub> = 2 V			0.5			0.5	
V <sub>IL</sub>	/ <sub>IL</sub> Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35			1.35	V
		V <sub>CC</sub> = 6 V			1.8			1.8	
VI	Input voltage		0		V <sub>CC</sub>	0		V <sub>CC</sub>	V
Vo	Output voltage		0		V <sub>CC</sub>	0		V <sub>CC</sub>	V
		V <sub>CC</sub> = 2 V			1000			1000	
t <sub>t</sub>	Input transition (rise and fall) time	V <sub>CC</sub> = 4.5 V			500			500	ns
		V <sub>CC</sub> = 6 V			400			400	
T <sub>A</sub>	Operating free-air temperature	·	<b>–</b> 55		125	-40		85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

#### **5.3 Thermal Information**

		DW (SOIC)	N (PDIP)	
THERMAL M	ETRIC	20 PINS	20 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(1)</sup>	109.1	84.6	°C/W
R <sub>0JC (top)</sub>	Junction-to-case (top) thermal resistance	76	72.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	77.6	65.3	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	51.5	55.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	77.1	65.2	°C/W
R <sub>0JC (bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



#### **5.4 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V <sub>cc</sub>	T,	<sub>A</sub> = 25°C		SN54H	C563	SN74HC563		UNIT
PARAMETER			V CC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
			2 V	1.9	1.998		1.9		1.9		
		I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
$V_{OH}$	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>		6 V	5.9	5.999		5.9		5.9		V
		I <sub>OH</sub> = -6 mA	4.5 V	3.98	4.3		3.7		3.84		
		$I_{OH} = -7.8 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
		2 V		0.002	0.1		0.1		0.1		
		I <sub>OL</sub> = 20 μA	4.5 V		0.001	0.1		0.1		0.1	
$V_{OL}$	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>		6 V		0.001	0.1		0.1		0.1	V
		I <sub>OL</sub> = 6 mA	4.5 V		0.17	0.26		0.4		0.33	
		I <sub>OL</sub> = 7.8 mA	6 V		0.15	0.26		0.4		0.33	
I <sub>I</sub>	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA
I <sub>OZ</sub>	$V_O = V_{CC}$ or 0		6 V		±0.01	±0.5		±10		±5	μA
I <sub>CC</sub>	$V_I = V_{CC}$ or 0,	I <sub>O</sub> = 0	6 V			8		160		80	μA
C <sub>i</sub>			2 V to 6 V		3	10		10		10	pF

## 5.5 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

	innonaca speranng nee an ien		T <sub>A</sub> = 25°		SN54HC	563	SN74HC	563	UNIT	
		V <sub>CC</sub>	MIN	MAX	MIN	MAX	MIN	MAX	UNII	
		2 V	80		120		100			
t <sub>w</sub>	t <sub>w</sub> Pulse duration, LE high	4.5 V	16		24		20		ns	
		6 V	14		20		17			
		2 V	50		75		63			
t <sub>su</sub>	Setup time, data before LE↓	4.5 V	10		15		13		ns	
		6 V	9		13		11			
		2 V	5		5		5			
t <sub>h</sub>	Hold time, data after LE↓	4.5 V	5		5		5		ns	
		6 V	5		5		5			



## **5.6 Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Parameter Measurement Information)

PARAMETER	FROM	то	V	TA	= 25°C		SN54HC563	SN74HC563	UNIT
PARAMETER	(INPUT) (OUTPUT)		V <sub>cc</sub>	MIN	TYP	MAX	MIN MA	X MIN MAX	UNII
			2 V		77	175	26	5 220	
	D	Q	4.5 V		26	35	į	3 44	
		E Any Q	6 V		23	30	4	.5 37	no
t <sub>pd</sub>			2 V		90	175	26	5 220	ns
	LE		4.5 V		27	35	Į	3 44	
			6 V		23	30	4	.5 37	
			2 V		70	150	22	190	
t <sub>en</sub>	ŌĒ	Any Q	4.5 V		24	30	4	.5 38	ns
			6 V		21	26	3	8 32	
			2 V		47	150	22	190	
t <sub>dis</sub>	ŌĒ	Any Q	4.5 V		23	30	4	.5 38	ns
			6 V		21	26	3	32	
			2 V		28	60	Ç	0 75	
t <sub>t</sub>		Any Q	4.5 V		8	12	,	8 15	ns
			6V		6	10	•	5 13	

## **5.7 Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 150 \text{ pF}$  (unless otherwise noted) (see Parameter Measurement Information)


PARAMETER	FROM	то	V	T <sub>A</sub>	= 25°C		SN54HC56	3	SN74HC563	UNIT
PARAMETER	(INPUT)	(OUTPUT)	V <sub>CC</sub>	MIN	TYP	MAX	MIN I	MAX	MIN MA	K
			2 V		95	200		300	25	0
	D	Q	4.5 V		33	40		60	5	0
			6 V		29	34		51	4	3 ns
$t_{pd}$			2 V		103	225		335	28	5
	LE Any	Any Q	4.5 V		33	45		67	5	7
				6 V		29	38		57	4
			2 V		85	200		300	25	0
t <sub>en</sub>	ŌĒ	Any Q	4.5 V		29	40		60	5	0 ns
			6 V		26	34		51	4	3
		Any Q	2 V		60	210		315	26	5
t <sub>t</sub>			4.5 V		17	42		63	5	3 ns
			6 V		14	36		53	4	5

## 5.8 Operating Characteristics


T<sub>A</sub> = 25°C


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per latch	No load	50	pF


#### **6 Parameter Measurement Information**




PARAI	METER	RL	CL	S1	S2
	t <sub>PZH</sub>	1 kΩ	50 pF or	Open	Closed
ten	tpzL	1 K52	150 pF	Closed	Open
•	tPHZ	1 kΩ	50 pF	Open	Closed
tdis	tPLZ	1 K22	50 pr	Closed	Open
t <sub>pd</sub> or	pd or t <sub>t</sub> — 50 pF or 150 pF		Open	Open	









VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

- A. C<sub>1</sub> includes probe and test-fixture capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 6 \text{ ns}$ ,  $t_f = 6 \text{ ns}$ .
- D. The outputs are measured one at a time with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 6-1. Load Circuit and Voltage Waveforms

## 7 Detailed Description

#### 7.1 Overview

These 8-bit transparent D-type latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


While the latch-enable (LE) input is high, the Q outputs follow the complements of the data (D) inputs. When LE is taken low, the outputs are latched at the inverses of the levels set up at the D inputs.

A buffered output-enable  $(\overline{OE})$  input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased high logic level provide the capability to drive bus lines without interface or pullup components.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

OE does not affect internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

#### 7.2 Functional Block Diagram



#### 7.3 Device Functional Modes

Table 7-1. Function Table (Each Latch)

	OUTPUT		
ŌĒ	LE	D	Q
L	Н	Н	L
L	Н	L	Н
L	L	Х	Q <sub>0</sub>
Н	Х	Х	Z



## 8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V<sub>CC</sub> terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

#### 9 Layout

#### 9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.



## 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 9-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/			Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74HC563DW	Obsolete	Production	SOIC (DW)   20	-	-	Call TI	Call TI	-40 to 85	HC563
SN74HC563DWR	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC563
SN74HC563DWR.A	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC563
SN74HC563N	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HC563N
SN74HC563N.A	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HC563N

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	` '	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC563DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025




#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	SN74HC563DWR	SOIC	DW	20	2000	356.0	356.0	45.0	

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

### **TUBE**



#### \*All dimensions are nominal

	Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ĺ	SN74HC563N	N	PDIP	20	20	506	13.97	11230	4.32
ĺ	SN74HC563N.A	N	PDIP	20	20	506	13.97	11230	4.32

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025