

# SNx4HCT273 Octal D-Type Flip-Flops With Clear

#### 1 Features

- Operating voltage range of 4.5V to 5.5V
- Outputs can drive up to 10 LSTTL loads
- Low power consumption, 80µA maximum I<sub>CC</sub>
- Typical  $t_{pd}$  = 12ns
- ±4mA output drive at 5V
- Low input current of 1µA maximum
- Inputs are TTL-voltage compatible
- Contain eight D-type flip-flops
- Direct clear input

### 2 Applications

- Buffer or storage registers
- Shift registers
- Pattern generators


#### 3 Description

These devices are positive-edge-triggered D-type flipflops with a common enable input. The 'HCT273 devices are similar to the 'HCT377 devices, but feature a common clear enable (CLR) input instead of a latched clock.


#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)	BODY SIZE(3)
	DB (SSOP, 20)	7.2mm × 7.8mm	7.2mm × 5.3mm
	DW (SOIC, 20)	12.80mm × 10.3mm	12.8mm × 7.5mm
SNx4HCT273	N (PDIP, 20)	24.33mm x 9.4mm	24.33mm × 6.35mm
	NS (SOP, 20)	12.6mm × 7.8mm	12.6mm × 5.3mm
	PW (TSSOP, 20)	6.5mm × 6.4mm	6.5mm × 4.4mm

- (1) For more information, see Mechanical, Packaging, and Orderable Information.
- The package size (length × width) is a nominal value and (2) includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



Logic Diagram, (positive logic)



Logic Diagram, Each Flip Flop (positive logic)




# **Table of Contents**


1 Features1	7.1 Overview	8
2 Applications1	7.2 Functional Block Diagram	
3 Description1	7.3 Device Functional Modes	
4 Pin Configuration and Functions3	8 Application and Implementation	10
5 Specifications4	8.1 Power Supply Recommendations	
5.1 Absolute Maximum Ratings4	8.2 Layout	10
5.2 Recommended Operating Conditions4	9 Device and Documentation Support	
5.3 Thermal Information4	9.1 Receiving Notification of Documentation Updates	. 11
5.4 Electrical Characteristics5	9.2 Support Resources	.11
5.5 Timing Requirements5	9.3 Trademarks	. 11
5.6 Switching Characteristics, SN54HCT2736	9.4 Electrostatic Discharge Caution	. 11
5.7 Switching Characteristics, SN74HCT2736	9.5 Glossary	
5.8 Operating Characteristics6	10 Revision History	11
6 Parameter Measurement Information7	11 Mechanical, Packaging, and Orderable	
7 Detailed Description8	Information	11



# 4 Pin Configuration and Functions



DB, DW, N, NS, or PW package 20-Pin SSOP, SOIC, PDIP, SO, or TSSOP (Top View)



FK package 20-Pin LCCC (Top View)

Table 4-1. Pin Functions

P	PIN	TVDE	DESCRIPTION	
NAME	NO.	TYPE	DESCRIPTION	
CLR	1	Input	Clear for all channels, active low	
1Q	2	Output	Output for channel 1	
1D	3	Input	Input for channel 1	
2D	4	Input	Input for channel 2	
2Q	5	Output	Output for channel 2	
3Q	6	Output	Output for channel 3	
3D	7	Input	Input for channel 3	
4D	8	Input	Input for channel 4	
4Q	9	Output	Output for channel 4	
GND	10	_	Ground	
CLK	11	Input	Clock for all channels, rising edge triggered	
5Q	12	Output	Output for channel 5	
5D	13	Input	Input for channel 5	
6D	14	Input	Input for channel 6	
6Q	15	Output	Output for channel 6	
7Q	16	Output	Output for channel 7	
7D	17	Input	Input for channel 7	
8D	18	Input	Input for channel 8	
8Q	19	Output	Output for channel 8	
V <sub>CC</sub>	20	_	Positive supply	
Thermal Pad1 —		_	The thermal pad can be connect to GND or left floating. Do not connect to any other signal or supply.	

1. I = input, O = output, P = power, FB = feedback, GND = ground, N/A = not applicable

#### **5 Specifications**

#### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_I < 0$ or $V_I > V_{CC}$		±20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous current through V <sub>CC</sub> or GN	ND		±50	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **5.2 Recommended Operating Conditions**

over recommended operating free-air temperature range (unless otherwise noted)(1)

			SN54HCT273 <sup>(2)</sup>		3(2)	SN74HCT273			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2			2			V
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V			0.8			0.8	V
VI	Input voltage		0		V <sub>CC</sub>	0		V <sub>CC</sub>	V
Vo	Output voltage	Output voltage			V <sub>CC</sub>	0	,	V <sub>CC</sub>	V
Δt/Δν	Input transition rise or fall rate				500			500	ns/V
T <sub>A</sub>	Operating free-air temperate	ıre	-40		125	-40		85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### 5.3 Thermal Information

		DW (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	
THERMAL METRIC		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance (1)	109.1	122.7	84.6	113.4	131.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	76	81.6	72.5	78.6	72.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	77.6	77.5	65.3	78.4	82.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	51.5	46.1	55.3	47.1	21.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	77.1	77.1	65.2	78.1	82.4	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> Product Preview

#### **5.4 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	ONDITIONS	V	Т	T <sub>A</sub> = 25°C		-40 to 12	25°C <sup>(1)</sup>	-40 to	85°C	UNIT	
PARAMETER	1231 0	DINDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
V	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499		4.4		4.4		V	
$V_{OH}$ $V_{I} = V_{IH} o$	VI - VIH OI VIL	$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.30		3.7		3.84		V	
V <sub>OL</sub> V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 20 μA	4.5 V		0.001	0.1		0.1		0.1	V		
	VI - VIH OI VIL	I <sub>OL</sub> = 4 mA	4.5 V		0.17	0.26		0.4		0.33	V	
I <sub>I</sub>	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100		±1000		±1000	nA	
I <sub>CC</sub>	$V_I = V_{CC}$ or 0,	I <sub>O</sub> = 0	5.5 V			8		160		80	μA	
ΔI <sub>CC</sub> <sup>(2)</sup>	One input at 0.5 V or 2.4 V, Other inputs at 0 or V <sub>CC</sub>		5.5 V		1.4	2.4		3		2.9	mA	
C <sub>i</sub>			4.5 V to 5 V		3	10		10		10	pF	

<sup>(1)</sup> Product Preview

#### 5.5 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMET		V	T <sub>A</sub> = 2	5°C	-40 to 12	5°C <sup>(1)</sup>	-40 to 85°C		UNIT
	PARAWE	ER	V <sub>cc</sub>	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f	Clock frequency	4.5 V		25		16		20	MHz	
f <sub>clock</sub>	Clock frequency		5.5 V		28		19		23	IVII IZ
		CLK high or low	4.5 V	20		30		25		
	Pulse duration	OLIVINGIT OF TOW	5.5 V	18		25		22		ns
t <sub>w</sub>	w Fuise duration	CLR low	4.5 V	16		24		20		115
			5.5 V	14		20		17		
		Data	4.5 V	20		30		25		
	Setup time before CLK↑	Data	5.5 V	17		25		21		ns
t <sub>su</sub>	setup time before CLK	CLR inactive	4.5 V	20		30		25		115
		CLR mactive	5.5 V	17		25		21		
	Hold time, data after CLK↑		4.5 V	0		0		0		
t <sub>h</sub>			5.5 V	0		0		0		ns

(1) Product Preview

<sup>(2)</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.



#### 5.6 Switching Characteristics, SN54HCT273

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Parameter Measurement Information)

PARAMETER	FROM	то	V	T <sub>A</sub> = 25			-40 to 12	5°C <sup>(1)</sup>	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	ONT	
f <sub>max</sub>		4.5 V	25	31		16		MHz		
			5.5 V	28	37		19		IVII IZ	
	$t_{pd}$ CLR Any $\frac{4.5 \text{ V}}{5.5 \text{ V}}$	Λην	4.5 V		15	34		50	ns	
ւpd		Ally	Ally		12	29		42	115	
	t <sub>PHL</sub> CLR	Any	4.5 V		17	15		50	ns	
PHL		CLR Ally	Any	Any	5.5 V		15	34		42
	Any	4.5 V		8	18		22	ns		
t <sub>t</sub>		Any	5.5 V		7	19		21	115	

<sup>(1)</sup> Product Preview

#### 5.7 Switching Characteristics, SN74HCT273

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Parameter Measurement Information)

PARAMETER	FROM	то	V <sub>cc</sub>	T	λ = 25°C		-40 to 8	5°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	▼CC	MIN	TYP	MAX	MIN	MAX	
f		4.5 V	25	31		20		MHz	
f <sub>max</sub>			5.5 V	28	37		23		IVITIZ
+	CLR	Λην	4.5 V		15	34		42	ns
t <sub>pd</sub>	CLIX	Any	5.5 V		12	29		36	115
+	CLR	Any	4.5 V		17	34		42	no
t <sub>PHL</sub>	CLR /	Any	5.5 V		15	29		36	ns
+.	t Any	4.5 V		8	15		19	ns	
t <sub>t</sub>		Any	5.5 V		7	14		17	115

# **5.8 Operating Characteristics**

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load	30	pF

#### **6 Parameter Measurement Information**

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1MHz,  $Z_O = 50\Omega$ ,  $t_t < 6$ ns.

For clock inputs,  $f_{\text{max}}$  is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) C<sub>I</sub> includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for Push-Pull Outputs




Figure 6-2. Voltage Waveforms, TTL-Compatible CMOS Inputs Pulse Duration





Figure 6-3. Voltage Waveforms, TTL-Compatible CMOS Inputs Setup and Hold Times



(1) The greater between  $t_{PLH}$  and  $t_{PHL}$  is the same as  $t_{pd}$ .

Figure 6-4. Voltage Waveforms, Propagation Delays for TTL-Compatible Inputs

#### 7 Detailed Description

#### 7.1 Overview

These devices are positive-edge-triggered D-type flip-flops with a common enable input. The 'HCT273 devices are similar to the 'HCT377 devices, but feature a common clear enable (CLR) input instead of a latched clock.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output. The circuits are designed to prevent false clocking by transitions at  $\overline{\text{CLR}}$ .

#### 7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (positive logic)




Figure 7-2. Logic Diagram, each flip-flop (positive logic)

#### 7.3 Device Functional Modes

Table 7-1. Function Table (Each Flip-Flop)

	INPUTS				
CLR	CLK	D	Q		
L	X	X	L		
Н	1	Н	Н		
Н	1	L	L		



# Table 7-1. Function Table (Each Flip-Flop) (continued)

	OUTPUT		
CLR	Q		
Н	L	Х	Q <sub>0</sub>

#### 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1µF and 1µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

#### 8.2 Layout

#### 8.2.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V<sub>CC</sub>, whichever makes more sense for the logic function or is more convenient.

#### 9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### **10 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision G (July 2022) to Revision H (February 2025)	Page
•	Added package size to Device Information table	1
•	Added Pin Function table to Pin Configuration and Functions section	<mark>3</mark>
•	Updated operating free-air temperature in Recommended Operating Conditions table	4

#### 

#### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2025 Texas Instruments Incorporated

www.ti.com 31-Oct-2025

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74HCT273DBR	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT273
SN74HCT273DBR.A	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT273
SN74HCT273DW	Obsolete	Production	SOIC (DW)   20	-	-	Call TI	Call TI	-40 to 85	HCT273
SN74HCT273DWR	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT273
SN74HCT273DWR.A	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT273
SN74HCT273DWRG4	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT273
SN74HCT273N	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HCT273N
SN74HCT273N.A	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HCT273N
SN74HCT273NSR	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT273
SN74HCT273NSR.A	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT273
SN74HCT273PW	Obsolete	Production	TSSOP (PW)   20	-	-	Call TI	Call TI	-40 to 85	HT273
SN74HCT273PWR	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT273
SN74HCT273PWR.A	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT273
SN74HCT273PWT	Obsolete	Production	TSSOP (PW)   20	-	-	Call TI	Call TI	-40 to 85	HT273

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 31-Oct-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jul-2025

#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCT273DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74HCT273DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74HCT273NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HCT273PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

www.ti.com 23-Jul-2025




#### \*All dimensions are nominal

	7 till dillitorioriorio di o riorimilar							
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	SN74HCT273DBR	SSOP	DB	20	2000	353.0	353.0	32.0
	SN74HCT273DWR	SOIC	DW	20	2000	356.0	356.0	45.0
	SN74HCT273NSR	SOP	NS	20	2000	356.0	356.0	45.0
ı	SN74HCT273PWR	TSSOP	PW	20	2000	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jul-2025


#### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74HCT273N	N	PDIP	20	20	506	13.97	11230	4.32
SN74HCT273N.A	N	PDIP	20	20	506	13.97	11230	4.32






- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025