Parallel to Serial Conversion

TYPICAL MAXIMUM TYPICAL
TYPE CLOCK FREQUENCY POWER DISSIPATION

′166

35 MHz

360 mW

'LS166A

35 MHz

100 mW

description


The '166 and 'LS166A 8-bit shift registers are compatible with most other TTL logic families. All '166 and 'LS166A inputs are buffered to lower the drive requirements to one Series 54/74 or Series 54LS/74LS standard load, respectively. Input clamping diodes minimize switching transients and simplify system design.

These parallel-in or serial-in, serial-out shift registers have a complexity of 77 equivalent gates on a monolithic chip. They feature gated clock inputs and an overriding clear input. The parallel-in or serial-in modes are established by the shift/load input. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. When low, the parallel (broadside) data inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of the clock pulse through a two-input positive NOR gate permitting one input to be used as a clock-enable or clock-inhibit function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This, of course, allows the system clock to be free-running and the register can be stopped on command with the other clock input. The clock inhibit input should be changed to the high level only while the clock input is high. A buffered, direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero.


FUNCTION TABLE

		IN	PUTS			INTE	RNAL	ОПТРИТ	
CLEAR	SHIFT/	CLOCK	CLOCK	SERIAL	PARALLEL	OUT	PUTS		
CLEAN	LOAD	INHIBIT	CLUCK	AH		QA	α_{B}	σH	
L	X	×	Х	Х	×	L	L	L	
Н	×	L	L	×	×	QAO	σ_{B0}	QH0	
н	L	Ł	1	×	a h	а	b	h	
н	н	L	1	н	×	н	\mathtt{q}_{An}	q_{Gn}	
н	н	L	t	L	×	L	Q_{An}	a_{Gn}	
Н	x	Н	1	×	х	Q _{A0}	a_{B0}	σ _{H0}	

SN54166, SN54LS166A . . . J OR W PACKAGE SN74166 . . . N PACKAGE SN74LS166A . . . D OR N PACKAGE (TOP VIEW)




SN54LS166A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol†




[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J, N, and W packages.


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.






schematics of inputs and outputs






'LS166A



SN54166, SN54LS166A, SN74166, SN74LS166A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.



SN54166, SN74166 PARALLEL-LOAD 8-BIT SHIFT REGISTERS

solute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC (see Note 1)
Input voltage
Operating free-air temperature range: SN54166 (see Note 2)
SN74166
Storage temperature range
commended operating conditions

	,	SN54166			SN74166		
	MIN	NOM	MAX	MIN	NOM	MAX	TINU
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-800			-800	μΑ
Low-level output current, IOL			16			16	mA
Clock frequency, f _{clock}	0		25	0		25	MHz
Width of clock or clear pulse, tw (see Figure 1)	20			20			ns
Mode-control setup time, t _{su}	30			30			ns
Data setup time, t _{SU} (see Figure 1)	20			20			ns
Hold time at any input, th (see Figure 1)	0			0			ns
Operating free-air temperature, TA (see Note 2)	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEST CONDITIONS†	5	N5416	6	s	3		
	PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
v_{iH}	High-level input voltage		2			2			٧
VIL	Low-level input voltage		1		8.0			0.8	V
VIĶ	Input clamp voltage	V _{CC} = MIN, I _I = -12 mA			-1.5			-1.5	V
VOH	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -800 μA	2,4	3.4		2.4	3.4		v
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	٧
T ₁	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1	1		1	mA
ЧН	High-level input current	V _{CC} = MAX, V _I = 2.4 V	1		40			40	μА
ηL	Low-level input current	V _{CC} = MAX, V _I = 0.4 V			-1.6			-1.6	mA
los	Short-circuit output current§	V _{CC} = MAX	-20		-57	-18		-57	mA
Icc	Supply current	V _{CC} = MAX, See Note 3		90	127		90	127	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

- NOTES: 1. Voltage values are with respect to network ground terminal.
 - 2. An SN54166 in the W package operating at free-air temperatures above 113° C requires a heat-sink that provides a thermal resistance from case to free air, $R_{\theta CA}$, of not more than 48° C/W.
 - 3. With all outputs open, 4.5 V applied to the serial input, all other inputs except the clock grounded, I_{CC} is measured after a momentary ground, then 4.5 V, is applied to the clock.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{ C}$

-	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}	Maximum clock frequency		25	35		MHz
	Propagation delay time, high-to-				25	
^t PHL	low-level output from clear	$C_1 = 15 pF$, $R_1 = 400 \Omega$,		23	35	ns
	Propagation delay time, high-to-	C _L = 15 pF, R _L = 400 Ω, See Figure 1		20		
^t PHL	low-level output from clock			20	30	ns
	Propagation delay time, low-to-			17	20	-
^t PLH	high-level output from clock			17	26	ns



 $[\]ddagger$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

 $[\]S$ Not more than one output should be shorted at a time.

SN54LS166A, SN74LS166A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

absolute maximum ratings over opera		
Supply voltage, VCC (see Note 1)	· · · · · · · · · · · · · · · · · · ·	 7 V
Input voltage		
Operating free-air temperature range:	SN54LS166A	 – 55°C to 125°C
	SN74LS166A	 0°C to 70°C
Storage temperature range		 – 65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SI	N54LS1	66A	SN	174LS1	66A	
		MIN	TYP	MAX	MIN	TYP	MAX	TINU
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
v_{IH}	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
Юн	High-level output current			- 0.4			- 0.4	mA
lor	Low-level output current			4			8	mA
f _{clock}	Clock frequency	0	_	25	0		25	MHz
t _w	Width of clear pulse (See Figure 1)	20			20			ns
tw	Width of clock pulse (See Figure 1)	25			25			-
t _{su}	Mode-control setup time	30			30			ns
tsu	Data setup time (See Figure 1)	20			20			ns
th	Hold time at any input (See Figure 1 and Note 4)	0		•	0			ns
TA	Operating free air temperature	– 55		125	0		70	°c

NOTE 4: The hold time limit of 0 ns applies only if the rise time is less than or equal to 10 ns.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITION	81	SN54LS166A				SN74LS166A			
TANAMETER	TEST CONDITION		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
V _{IK}	V _{CC} = MIN, I _I = − 18 mA				- 1.5			– 1.5	V	
Voн	$V_{CC} = MIN, V_{IH} = 2 V, V_{IOH} = -0.4 \text{ mA}$	L=MAX,	2.5	3.4		2.7	3.4		V	
	V _{CC} = MIN, V _{IH} = 2 V, I _O	L = 4 mA		0.25	0.4		0.25	0.4	— ,	
VOL	V _{IL} = MAX	L≈8mA					0.35	0.5	†	
. Ij	V _{CC} = MAX, V _I = 7 V				0.1			0.1	mA	
ЧН .	V _{CC} = MAX, V _I = 2.7 V				20			20	μΑ	
IΙL	V _{CC} = MAX, V _I = 0.4 V				- 0.4			- 0.4	mA	
los§	V _{CC} = MAX		- 20		– 100	20		- 100	mA	
Icc	V _{CC} = MAX, See Note 5			20	32		20	32	mA	

 ${\it t} For \ conditions \ shown \ as \ MIN \ or \ MAX, \ use \ the \ appropriate \ value \ specified \ under \ recommended \ operating \ conditions.$

‡All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

§Not more than one output should be shorted at a time, and duration for short-circuit should not exceed one second.

NOTE 5: With all outputs open, 4.5 V applied to the serial input and all other inputs except the clock grounded, ICC is measured after a momentary ground, than 4.5 V, is applied to clock.


switching characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency		25	35		MHz
ta	Propagation delay time, high-to-					
tPHL	low-level output from clear	0 45 5 0 010	'	19	30	ns
*=	Propagation delay time, high-to-	$C_L = 15 \text{pF}, R_L = 2 \text{k}\Omega,$		- 4.4		
tPHL	low-level output from clock	See Figure 1	,	14	25	ns
to	Propagation delay time, low-to-					_
tPLH	high-level output from clock		5	11	20	ns



15 4 3


PARAMETER MEASUREMENT INFORMATION



LOAD FOR OUTPUT UNDER TEST

TEST TABLE FOR SYNCHRONOUS INPUTS

DATA INPUT FOR TEST	SHIFT/LOAD	OUTPUT TESTED (SEE NOTE F)
Ŧ	0 V	Q _H at t _{n+1}
Serial Input	4.5 V	Q _H at t _{n+8}



NOTE: A. All pulse generators have the following characteristics: $Z_{OUt} \approx 50Q$; for '166, $t_r \le 7$ ns. and $t_f \le 7$ ns; for 'LS166A, $t_r \le 15$ ns and $t_f \le 6$ ns.

- B. The clock pulse has the following characteristics: t_{W(clock)} ≤ 20 ns and PRR = 1 MHz. The clear pulse has the following characteristics: t_{W(clear)} ≤ 20 ns and t_{hold} = 0 ns. When testing f_{max}, vary the clock PRR.
- C. C_L includes probe and jig capacitance.
- D. All diodes are 1N3064, 1N916, or equivalent.
- E. A clear pulse is applied prior to each test.
- F. Propagation delay times (t_{PLH}) and t_{PHL} are measured at t_{n+1} . Proper shifting of data is verified at t_{n+8} with a functional test.
- G. t_n = bit time before clocking transition
 - t_{n+1} = bit time after one clocking transition
 - t_{n+8} = bit time after eight clocking transitions
- H. For '166 $V_{ref} = 1.5 V$; for 'LS166A $V_{ref} = 1.3 V$.

FIGURE 1

www.ti.com

11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-9558301QEA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9558301QE A SNJ54166J
5962-9558301QFA	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9558301QF A SNJ54166W
8001701EA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8001701EA SNJ54LS166AJ
8001701FA	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8001701FA SNJ54LS166AW
JM38510/30609B2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30609B2A
JM38510/30609B2A.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30609B2A
JM38510/30609BEA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30609BEA
JM38510/30609BEA.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30609BEA
M38510/30609B2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30609B2A
M38510/30609BEA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30609BEA
SN54166J	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54166J
SN54166J.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54166J
SN54LS166AJ	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS166AJ
SN54LS166AJ.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS166AJ
SN74LS166AD	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	0 to 70	LS166A
SN74LS166ADR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS166A
SN74LS166ADR.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS166A
SN74LS166AN	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS166AN
SN74LS166AN.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS166AN
SN74LS166ANSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS166A





www.ti.com

11-Nov-2025

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74LS166ANSR.A	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS166A
SNJ54166J	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9558301QE A SNJ54166J
SNJ54166J.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9558301QE A SNJ54166J
SNJ54166W	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9558301QF A SNJ54166W
SNJ54166W.A	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9558301QF A SNJ54166W
SNJ54LS166AFK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS 166AFK
SNJ54LS166AFK.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS 166AFK
SNJ54LS166AJ	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8001701EA SNJ54LS166AJ
SNJ54LS166AJ.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8001701EA SNJ54LS166AJ
SNJ54LS166AW	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8001701FA SNJ54LS166AW
SNJ54LS166AW.A	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8001701FA SNJ54LS166AW

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS166A, SN74LS166A:

Catalog: SN74LS166A

Military: SN54LS166A

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS166ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS166ANSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS166ADR	SOIC	D	16	2500	353.0	353.0	32.0
SN74LS166ANSR	SOP	NS	16	2000	353.0	353.0	32.0





TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9558301QFA	W	CFP	16	25	506.98	26.16	6220	NA
8001701FA	W	CFP	16	25	506.98	26.16	6220	NA
JM38510/30609B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/30609B2A.A	FK	LCCC	20	55	506.98	12.06	2030	NA
M38510/30609B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
SN74LS166AN	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS166AN	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS166AN.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS166AN.A	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54166W	W	CFP	16	25	506.98	26.16	6220	NA
SNJ54166W.A	W	CFP	16	25	506.98	26.16	6220	NA
SNJ54LS166AFK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS166AFK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS166AW	W	CFP	16	25	506.98	26.16	6220	NA
SNJ54LS166AW.A	W	CFP	16	25	506.98	26.16	6220	NA

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025