





SN74LV166A

SCLS456D - FEBRUARY 2001 - REVISED MARCH 2023

SN74LV166A 8-Bit Parallel-Load Shift Registers

1 Features

Texas

Operation of 2 V to 5.5 V V_{CC}

INSTRUMENTS

- Max t_{pd} of 10.5 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) 2.3 V at $V_{CC} = 3.3 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$
- Ioff supports partial-power-down-mode operation
- Synchronous load ٠
- Direct overriding clear
- Parallel-to-serial conversion
- Latch-up performance exceeds 100 mA per JESD ٠ 78, Class II

2 Application


- Input expansion ٠
- 8-bit data storage

3 Description

The 'LV166A devices are 8-bit parallel-load shift registers, designed for 2 V to 5.5 V V_{CC} operation.

Package Information							
PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)					
	D (SOIC, 16)	9.90 mm × 3.90 mm					
	DB (SSOP, 16)	6.20 mm × 5.30 mm					
SN74LV166A	NS (SOP, 16)	10.3 mm × 5.30 mm					
	PW (TSSOP, 16)	5.00 mm × 4.40 mm					
	DGV (TVSOP, 16)	3.6 mm × 4.4 mm					

For all available packages, see the orderable addendum at (1) the end of the data sheet.



Functional Block Diagram





Table of Contents

1 Features1
2 Application1
3 Description1
4 Revision History2
5 Pin Configuration and Functions
6 Specifications4
6.1 Absolute Maximum Ratings4
6.2 ESD Ratings 4
6.3 Recommended Operating Conditions4
6.4 Thermal Information5
6.5 Electrical Characteristics5
6.6 Timing Requirements, V _{CC} = 2.5 V ± 0.2 V5
6.7 Timing Requirements, V_{CC} = 3.3 V ± 0.3 V6
6.8 Timing Requirements, $V_{CC} = 5 V \pm 0.5 V$ 6
6.9 Switching Characteristics, $V_{CC} = 2.5 V \pm 0.2 V \dots 6$
6.10 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V7
6.11 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V \dots 7$
Timing Diagram7

6.12 Operating Characteristics	8
7 Parameter Measurement Information	
8 Detailed Description	.10
8.1 Overview	.10
8.2 Functional Block Diagram	.10
8.3 Device Functional Modes	.10
9 Application and Implementation	. 11
9.1 Power Supply Recommendations	. 11
9.2 Layout.	. 11
10 Device and Documentation Support	.12
10.1 Documentation Support	. 12
10.2 Receiving Notification of Documentation Updates.	.12
10.3 Support Resources	. 12
10.4 Electrostatic Discharge Caution	.12
10.5 Glossary	
11 Mechanical, Packaging, and Orderable	
Information	. 12

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (April 2005) to Revision D (March 2023)

Cł	hanges from Revision C (April 2005) to Revision D (March 2023)	Page
•	Added Applications, Package Information table, Pin Functions table, ESD Ratings table, Thermal Inform	nation
	table, Device Functional Modes, Application and Implementation section, Power Supply Recommendation	ions
	section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and	
	Orderable Information section	1



5 Pin Configuration and Functions



D, DB, DGV, NS, or PW Package 16-Pin SOP, SOIC, SSOP, TSSOP, TVSOP (Top View)

Table #	5-1. Pin	Functions
---------	----------	------------------

PIN		I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
SER	1	I	Serial Output
A	2	I	Parallel Input
В	3	I	Parallel Input
С	4	I	Parallel Input
D	5	I	Parallel Input
CLK	7	I	Clock input
GND	8		Ground
CLR	9	I	Clear input, active low
E	10	I	Parallel Input
F	11	I	Parallel Input
G	12	I	Parallel Input
Q _H	13	0	Q _H output
Н	14	I	Parallel input H
SH/ LD	15	I	Shift/ load input, enable shifting when input is high, load data when input is low
V _{CC}	16	_	Power Pin



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽¹⁾		-0.5	7	
Vo	Output voltage range applied in	Output voltage range applied in high or low state, ^{(1) (1)}		V _{CC} + 0.5 V	
Vo	Voltage range applied to any ou	Voltage range applied to any output in the power-off state ⁽¹⁾		7	
I _{IK}	Input clamp current ⁽¹⁾	V ₁ < 0		-20	mA
I _{ОК}	Output clamp current ⁽¹⁾	V _O < 0		-50	mA
I _O	Continuous output current	$V_{O} = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC}	or GND		±50	mA
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Section 6.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-Body Model (A114-A) ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-Device Model (C101)	±1000	V
		Machine Model (A115-A)	±200	

(1) AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

			SN74LV166A			
		-	MIN	MAX	UNIT	
V _{CC}	Supply voltage		2	5.5	V	
		V _{CC} = 2 V	1.5			
V		V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		V	
V _{IH}	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		v	
		V_{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7			
		V _{CC} = 2 V		0.5	V	
V	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		V _{CC} × 0.3		
V _{IL}		V _{CC} = 3 V to 3.6 V	·	$V_{CC} \times 0.3$		
		V _{CC} = 4.5 V to 5.5 V	·	V _{CC} × 0.3		
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	V _{CC}	V	
		V _{CC} = 2 V		- 50	μA	
	Liber Level and a summer of	V_{CC} = 2.3 V to 2.7 V	·	- 2		
I _{ОН}	High-level output current	V _{CC} = 3 V to 3.6 V	·	- 6	mA	
		V_{CC} = 4.5 V to 5.5 V		- 12		
		V _{CC} = 2 V		50	μA	
		V _{CC} = 2.3 V to 2.7 V		2		
I _{OL}	Low-level output current	V _{CC} = 3 V to 3.6 V		6	mA	
		V _{CC} = 4.5 V to 5.5 V		12		



6.3 Recommended Operating Conditions (continued)

			SN74LV166A		UNIT
			MIN	UNIT	
	Input transition rise or fall rate	V _{CC} = 2.3 V to 2.7 V		200	
Δt/Δv		V _{CC} = 3 V to 3.6 V		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20	
T _A	Operating free-air temperature		-40	85	°C

6.4 Thermal Information

		D (SOIC)	DB (SSOP)	DGV (TVSOP)	NS (SO)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance ⁽¹⁾	73	82	120	64	108	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	SN7	74LV166A		UNIT
FANAMETER	TEST CONDITIONS	VCC	MIN	ТҮР	MAX	UNIT
	I _{OH} = −50 μA	2 V to 5.5 V	V _{CC} -0.1			
N/	I _{OH} = −2 mA	2.3 V	2			V
V _{OH}	I _{OH} = −50 μA	3 V	2.48			v
	I _{OH} = −6 mA	4.5 V	3.8			
	I _{OH} = −12 mA	2 V to 5.5 V			0.1	
N/		2.3 V			0.4	V
V _{OL}		3 V			0.44	v
	I _{OL} = 4 mA	4.5 V			0.55	
I _I	$V_{I} = V_{CC} \text{ or } 0$	0 to 5.5 V			± 1	μA
I _{CC}	$V_{I} = V_{CC} \text{ or } 0, I_{O} = 0$	5.5 V			20	μA
I _{off}		0			5	μA
Ci		3.3 V		1.6		pF

6.6 Timing Requirements, V_{CC} = 2.5 V ± 0.2 V

over recommended operating free-air temperature range, V_{cc} = 2.5 V ± 0.2 V (unless otherwise noted)

			T _A = 25°	с	SN74LV16	6A	UNIT
			MIN	MAX	MIN	MAX	UNIT
+	Pulse duration	CLR low	8		9		ns
ι _w		CLK high or low	8.5		9		115
		CLK INH before CLK↑	7		7		
		Data before CLK↑	6.5		8.5		
t	Setup time	SH/LD before CLK↑	7		8.5		ns
ι _{su}		SER before CLK↑	8.5		9.5		110
		CLR↑ inactive before CLK↑	6		7		
t _h	Hold time	Data after CLK↑	- 0.5		0		ns

6.7 Timing Requirements, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range, V_{cc} = $3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)

			T _A = 25°	С	SN74LV16	6A	UNIT
			MIN	MAX	MIN	MAX	UNIT
+	Pulse duration	CLR low	6		7		ns
t _w		CLK high or low	6		7		115
		CLK INH before CLK↑	5		5		
		Data before CLK↑	5		6		
t _{su}	Setup time	SH/LD before CLK↑	5		6		ns
		SER before CLK↑	5		6		
		CLR↑ inactive before CLK↑	4		4		
t _h	Hold time	Data after CLK↑	0		0		ns

6.8 Timing Requirements, V_{CC} = 5 V ± 0.5 V

over recommended operating free-air temperature range, Vcc = 5 V ± 0.5 V (unless otherwise noted)

			T _A = 25°	C	SN74LV16	6A	UNIT
			MIN	MAX	MIN	MAX	UNIT
+	Pulse duration	CLR low	5		5		ne
t _w		CLK high or low	4		4		ns
		CLK INH before CLK↑	3.5		3.5		
	Data before CLK↑	4.5		4.5			
t _{su}	Setup time	SH/LD before CLK↑	4		4		ns
su		SER before CLK↑	4		4		110
		CLR↑ inactive before CLK↑	3.5		3.5		
t _h	Hold time	Data after CLK↑	1		1		ns

6.9 Switching Characteristics, V_{CC} = 2.5 V \pm 0.2 V

over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 6)

PARAMETER	FROM	то	TEST	Т	_A = 25°C		SN74LV1	66A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNIT
f			C _L = 15 pF	50 ¹	105 ¹		45		MHz
Imax			C _L = 50 pF	40	80		35		IVITIZ
t _{PHL}	CLR	0	C _L = 15 pF		8.8 ¹	16 ¹	1	18	ns
t _{pd}	CLK	Q _H			9.2 ¹	19.8 ¹	1	22	115
t _{PHL}	CLR	0	C ₁ = 50 pF		11.3	19.5	1	22	20
t _{pd}	CLK	Q _H			11.8	23.3	1	26	ns

1. On products compliant to MIL-PRF-38535, this parameter is not production tested.



6.10 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range,	V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 6)

PARAMETER	FROM	то	TEST	T,	_A = 25°C		SN74LV1	66A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNIT
f			C _L = 15 pF	65 ¹	150 ¹		55		MHz
T _{max}			C _L = 50 pF	60	120		50		INILIZ
t _{PHL}	CLR	0	C = 15 pE		6.3 ¹	12.5 ¹	1	15	20
t _{pd}	CLK	Q _H	C _L = 15 pF		6.6 ¹	15.4 ¹	1	18	ns
t _{PHL}	CLR	0	C ₁ = 50 pF		7.9	16.3	1	18.5	20
t _{pd}	CLK	Q _H			8.3	18.9	1	21.5	ns

1. On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.11 Switching Characteristics, V_{CC} = 5 V ± 0.5 V

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 6)

PARAMETER	FROM	то	TEST	T.	_A = 25°C		SN74LV1	66A	UNIT
PARAWETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNIT
f			C _L = 15 pF	110 ¹	205 ¹		90		MHz
f _{max}			C _L = 50 pF	95	160		85		IVITIZ
t _{PHL}	CLR	0	C _L = 15 pF		4.6 ¹	8.6 ¹	1	10	20
t _{pd}	CLK	Q _H			4.8 ¹	9.9 ¹	1	11.5	ns
t _{PHL}	CLR	0	C _L = 50 pF		5.7	10.6	1	12	ns
t _{pd}	CLK	Q _H	CL - 50 pr		6.1	11.9	1	13.5	115

1. On products compliant to MIL-PRF-38535, this parameter is not production tested.

Timing Diagram




Figure 6-1. Typical Clear, Shift, Load, Inhibit, and Shift Sequence




6.12 Operating Characteristics

T_A = 25°C

	PARAMETER	TEST C	ONDITIONS	V _{cc}	ТҮР	UNIT
C	Power dissipation capacitance	C ₁ = 50 pF	f = 10 MHz	3.3 V	39.1	рF
Cpd		ο _L – 50 pr		5 V	44.5	μг



7 Parameter Measurement Information



A. C_L includes probe and jig capacitance.

B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following charactersitics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 6 ns, t_f = 6 ns.

- C. For clock inputs, fmax is measured when the input duty cycle is 50%
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tPZL and tPZH are the same as ten.
- G. tPHL and tPLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.



8 Detailed Description

8.1 Overview

These parallel-in or serial-in, serial-out registers feature gated clock (CLK, CLK INH) inputs and an overriding clear (CLR) input. The parallel-in or serial-in modes are established by the shift/load (SH/LD) input. When high, SH/LD enables the serial (SER) data input and couples the eight flip-flops for serial shifting with each clock (CLK) pulse. When low, the parallel (broadside) data inputs are enabled, and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited.

Clocking is accomplished on the low-to-high-level edge of CLK through a 2-input positive-NOR gate, permitting one input to be used as a clock-enable or clock-inhibit function. Holding either CLK or CLK INH high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free running, and the register can be stopped on command with the other clock input. CLK INH should be changed to the high level only when CLK is high. CLR overrides all other inputs, including CLK, and resets all flip-flops to zero.

These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

В С D Е G F н 3 2 4 5 10 11 12 14 SER 1D >C1 R 1D > C1 1D > C1 R 1D > C1 R 1D > C1 R > C1 > C1 R CLK INH CLK CLR QH

8.2 Functional Block Diagram

Pin numbers shown are for the D, DB, J, N, NS, PW, and W packages.

8.3 Device Functional Modes

Table 8-1. Function Table

		INP	UTE				OUTPUTS	
		INF	013			INTE	RNAL	
CLR	SH/LD	CLK INH	Q _B	Q _H				
L	X	Х	Х	Х	X	L	L	L
Н	Х	L	L	Х	Х	Q _{A0}	Q _{B0}	Q _{H0}
н	L	L	Ť	Х	ah	а	b	h
н	н	L	Ť	Н	X	Н	Q _{An}	Q _{Gn}
Н	Н	L	1	L	Х	L	Q _{An}	Q _{Gn}
Н	Х	Н	1	Х	Х	Q _{A0}	Q _{B0}	Q _{H0}



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the Section 6.1 table. Each V_{CC} terminal should have a bypass capacitor to prevent power disturbance. For this device, a 0.1- μ F capacitor is recommended. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminals as possible for best results.

9.2 Layout

9.2.1 Layout Guidelines

In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4 channels are used. Such input pins should not be left completely unconnected because the unknown voltages result in undefined operational states.

Specified in Section 9.2.1.1 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is recommended to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it disables the output section of the part when asserted. This pin keeps the input section of the I/Os from being disabled and floated.

9.2.1.1 Layout Example




Figure 9-1. Layout Example



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Documentation Support

10.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN74LV166A	Click here	Click here	Click here	Click here	Click here

Table 10-1. Related Links

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com. In the upper right-hand corner, click the *Alert me* button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	•		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LV166AD	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 85	LV166A	
SN74LV166ADBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV166A	Samples
SN74LV166ADGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV166A	Samples
SN74LV166ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV166A	Samples
SN74LV166ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV166A	Samples
SN74LV166APW	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 85	LV166A	
SN74LV166APWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	LV166A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

7-Aug-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV166ADBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV166ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV166ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV166ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV166APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

16-Apr-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV166ADBR	SSOP	DB	16	2000	356.0	356.0	35.0
SN74LV166ADGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0
SN74LV166ADR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LV166ANSR	SO	NS	16	2000	356.0	356.0	35.0
SN74LV166APWR	TSSOP	PW	16	2000	356.0	356.0	35.0

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



NS0016A



PACKAGE OUTLINE

SOP - 2.00 mm max height

SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



NS0016A

EXAMPLE BOARD LAYOUT

SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NS0016A

EXAMPLE STENCIL DESIGN

SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DB0016A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-150.



DB0016A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DB0016A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Board assembly site may have different recommendations for stencil design.



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated