

# SN74LV8T374-Q1 Automotive Translating Octal D-Type Flip-Flops with Clear

#### 1 Features

- AEC-Q100 qualified for automotive applications:
  - Device temperature grade 1: -40°C to +125°C
  - Device HBM ESD classification level 2
  - Device CDM ESD classification level C4B
- Available in wettable flank QFN package
- Wide operating range of 1.65V to 5.5V
- 5.5V tolerant input pins
- Single-supply voltage translator (refer to LVxT Enhanced Input Voltage):
  - Up translation:
    - 1.2V to 1.8V
    - 1.5V to 2.5V
    - 1.8V to 3.3V
    - 3.3V to 5.0V
  - Down translation:
    - 5.0V, 3.3V, 2.5V to 1.8V
    - 5.0V, 3.3V to 2.5V
    - 5.0V to 3.3V
- Up to 150Mbps with 5V or  $3.3V V_{CC}$
- Supports standard function pinout
- Latch-up performance exceeds 250mA per JESD 17

# 2 Applications

- Parallel data synchronization
- Parallel data storage
- Shift register
- Pattern generators

## 3 Description


The SN74LV8T374-Q1 contains eight D-type flipflops. All channels share a rising edge triggered clock (CLK) input and active low output enable  $(\overline{OE})$  input. This device has a flow-through pinout which allows for easier bus routing.

The input is designed with a reduced threshold circuit to support up translation when the supply voltage is larger than the input voltage. Additionally, the 5V tolerant input pins enable down translation when the input voltage is larger than the supply voltage. The output level is always referenced to the supply voltage (V<sub>CC</sub>) and supports 1.8V, 2.5V, 3.3V, and 5V CMOS levels.

#### **Device Information**

PART NUMBER	PART NUMBER PACKAGE <sup>(1)</sup>		BODY SIZE(3)
	PW (TSSOP, 20)	6.5mm × 6.4mm	6.5mm x 4.4mm
SN74LV8T374-Q1	DGS (VSSOP, 20)	5.1mm × 4.9mm	5.1mm × 3.0mm
	RKS (VQFN, 20)	4.5mm × 2.5mm	4.5mm × 2.5mm

- For more information, see Mechanical, Packaging, and Orderable Information.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.




**Functional Block Diagram** 



## **Table of Contents**

1 Features	7.3 Feature Description15
2 Applications	7.4 Device Functional Modes19
3 Description	
4 Pin Configuration and Functions	8.1 Application Information
5 Specifications	8.2 Typical Application20
5.1 Absolute Maximum Ratings4	8.3 Power Supply Recommendations24
5.2 ESD Ratings4	8.4 Layout24
5.3 Recommended Operating Conditions	
5.4 Thermal Information5	9.1 Documentation Support26
5.5 Electrical Characteristics6	9.2 Receiving Notification of Documentation Updates26
5.6 Noise Characteristics6	9.3 Support Resources26
5.7 Timing Characteristics7	9.4 Trademarks26
5.8 Switching Characteristics7	9.5 Electrostatic Discharge Caution26
5.9 Typical Characteristics	9.6 Glossary
6 Parameter Measurement Information12	26 10 Revision History26
7 Detailed Description14	11 Mechanical, Packaging, and Orderable
7.1 Overview14	Information27
7.2 Functional Block Diagram14	

# **4 Pin Configuration and Functions**






Figure 4-1. SN74LV8T374-Q1 RKS Package (Top View)

Figure 4-2. SN74LV8T374-Q1 PW , DGS Package (Top View)

#### **Pin Functions**

	PIN	TYPE <sup>(1)</sup>	DESCRIPTION				
NAME	NO.	- ITPE(")	DECORAT TION				
ŌĒ	1	I	Output enable, active low				
1Q	2	0	Output for channel 1				
1D	3	I	Input for channel 1				
2D	4	I	Input for channel 2				
2Q	5	0	Output for channel 2				
3Q	6	0	Output for channel 3				
3D	7	I	Input for channel 3				
4D	8	I	Input for channel 4				
4Q	9	0	Output for channel 4				
CLK	10	G	Clock input				
LE	11	I	Latch enable				
5Q	12	0	Output for channel 5				
5D	13	I	Input for channel 5				
6D	14	I	Input for channel 6				
6Q	15	0	Output for channel 6				
7Q	16	0	Output for channel 7				
7D	17	I	Input for channel 7				
8D	18	I	Input for channel 8				
8Q	19	0	Output for channel 8				
V <sub>CC</sub>	20	Р	Postive supply				
Thern	Thermal Pad <sup>(2)</sup> —		The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply.				

- (1) Signal Types: I = Input, O = Output, G = Ground, P = Power.
- (2) WRKS package only.



## **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any outp	ut in the high-impedance or power-off state <sup>(2)</sup>	-0.5	7	V
Vo	Output voltage range <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < -0.5V		-20	mA
I <sub>OK</sub>	Output clamp current	$V_{O}$ < -0.5V or $V_{O}$ > $V_{CC}$ + 0.5V		±20	mA
Io	Continuous output current	V <sub>O</sub> = 0 to V <sub>CC</sub>		±25	mA
	Continuous output current through		±75	mA	
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

## 5.2 ESD Ratings

			VALUE	UNIT
	Electrostatic	Human body model (HBM), per AEC Q100-002 HBM ESD Classification Level 2 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B	±1000	V

(1) AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



# **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

Spec	Description	Condition	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		1.65	5.5	V
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
	√ <sub>IH</sub> High-level input voltage	V <sub>CC</sub> = 1.65V to 2 V	1.1		
\		V <sub>CC</sub> = 2.25V to 2.75V	1.28		V
V IH		V <sub>CC</sub> = 3 V to 3.6V	1.45		V
		V <sub>CC</sub> = 4.5V to 5.5V	2		
		V <sub>CC</sub> = 1.65V to 2 V		0.51	
\		V <sub>CC</sub> = 2.25V to 2.75V		0.65	V
V <sub>IL</sub>	Low-Level input voltage	V <sub>CC</sub> = 3 V to 3.6V		0.75	V
		V <sub>CC</sub> = 4.5V to 5.5V		0.8	
		V <sub>CC</sub> = 1.6V to 2 V		±8	
Io	Output current	V <sub>CC</sub> = 2.25V to 2.75V		±15	mA
		V <sub>CC</sub> = 3.3 V to 5.0V		±25	
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 1.6 V to 5.0V		20	ns/V
Δt/ΔV <sub>CC</sub>	Safe supply ramp rate for POR	V <sub>CC</sub> = 1.6V to 5.5 V	6		µs/V
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

### **5.4 Thermal Information**

PACKAGE	PINS			THERMAL	METRIC <sup>(1)</sup>			UNIT
	FINS	$R_{\theta JA}$	R <sub>0JC(top)</sub>	R <sub>0JB</sub>	$\Psi_{JT}$	$\Psi_{JB}$	R <sub>0JC(bot)</sub>	ONII
DGS (VSSOP)	20	131.6	69.5	86.7	10.9	85.9	N/A	°C/W
PW (TSSOP)	20	116.8	58.5	78.7	12.6	77.9	N/A	°C/W
RKS (VQFN)	20	90.4	92.2	63.4	29	63.5	41.3	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

## **5.5 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted)

DADAMETED	TEGT GONDITIONS		-40°C t	o 125°C		
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
	I <sub>OH</sub> = -50μA	1.65V to 5.5V	V <sub>CC</sub> -0.1	V <sub>CC</sub> - 0.01		
	I <sub>OH</sub> = -2mA	1.65V to 2V	1.21	1.7 (1)		
$V_{OH}$	I <sub>OH</sub> = -3mA	2.25V to 2.75V	1.93	2.4(1)		V
	I <sub>OH</sub> = -5.5mA	3V to 3.6V	2.49	3.08(1)		
	I <sub>OH</sub> = -8mA	4.5V to 5.5V	3.95	4.65 <sup>(1)</sup>		
	I <sub>OL</sub> = 50μA	1.65V to 5.5V		0.01	0.1	
	I <sub>OL</sub> = 2mA	1.65V to 2V		0.1(1)	0.25	
$V_{OL}$	I <sub>OL</sub> = 3mA	2.25V to 2.75V		0.15 <sup>(1)</sup>	0.2	V
	I <sub>OL</sub> = 5.5mA	3V to 3.6V		0.2(1)	0.25	
	I <sub>OL</sub> = 8mA	4.5V to 5.5V		0.3(1)	0.35	
I <sub>I</sub>	V <sub>I</sub> = 0V or V <sub>CC</sub>	0V to 5.5V		±0.001	±1	μA
I <sub>CC</sub>	V <sub>I</sub> = 0V or V <sub>CC</sub> , I <sub>O</sub> = 0; open on loading	1.65V to 5.5V		0.2	20	μA
A.I.	One input at 0.3V or 3.4V, other inputs at 0 or $V_{CC}$ , $I_{C} = 0$	5.5V		0.1	1.5	mA
ΔI <sub>CC</sub>	One input at 0.3V or 1.1V, other inputs at 0 or $V_{CC}$ , $I_{O} = 0$	1.8V		3.4	20	μΑ
l <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND and V <sub>CC</sub> = 5.5V	5.5V		,	±2.5	μA
C <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5V			10	pF
Co	V <sub>O</sub> = V <sub>CC</sub> or GND	5V				pF
C <sub>PD</sub>	No load, F = 1MHz	5V				pF
V <sub>POR</sub>	V <sub>CC</sub> ramp rate of 6µs/V to 100ms/V	1.65V to 5.5V			1.5	V

<sup>(1)</sup> Typical value at nearest nominal voltage (1.8V, 2.5V, 3.3V, and 5V)

## **5.6 Noise Characteristics**

 $V_{CC} = 5V, C_L = 50pF, T_A = 25^{\circ}C$ 

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.8		V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.2		V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		3.8		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.8	V

### **5.7 Timing Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION	CONDITION	V	-40°C to 125	°C	UNIT
PARAMETER	DESCRIPTION	CONDITION	V <sub>cc</sub>	MIN	MAX	UNII
t <sub>W</sub>	Pulse duration	CLK	1.8V	2.7		ns
t <sub>SU</sub>	Setup time	Data before CLK rising edge	1.8V	2.2		ns
t <sub>H</sub>	Hold time	Data after CLK rising edge	1.8V	1.2		ns
t <sub>W</sub>	Pulse duration	CLK	2.5V	2.7		ns
t <sub>SU</sub>	Setup time	Data before CLK rising edge	2.5V	1.6		ns
t <sub>H</sub>	Hold time	Data after CLK rising edge	2.5V	0.8		ns
t <sub>W</sub>	Pulse duration	CLK	3.3V	3.9		ns
t <sub>SU</sub>	Setup time	Data before CLK rising edge	3.3V	1.6		ns
t <sub>H</sub>	Hold time	Data after CLK rising edge	3.3V	0.6		ns
t <sub>W</sub>	Pulse duration	CLK	5V	2.7		ns
t <sub>SU</sub>	Setup time	Data before CLK rising edge	5V	0.6		ns
t <sub>H</sub>	Hold time	Data after CLK rising edge	5V	0.4		ns

## **5.8 Switching Characteristics**

 $C_L$  = 50pF; over operating free-air temperature range; typical values measured at  $T_A$  = 25°C (unless otherwise noted). See *Parameter Measurement Information* 

DADAMETED	FROM	то	LOAD CAPACITANCE	\ \ \ \ \	-40°0	C to 125°C		UNIT
PARAMETER	(INPUT)	(OUTPUT)	IT) LOAD CAPACITANCE	V <sub>CC</sub>	MIN	TYP	MAX	
				1.8V	70	130		MHz
			0 - 45-5	2.5V	120	195		MHz
f			C <sub>L</sub> = 15pF	3.3V	150	240		MHz
				5V	200	300		MHz
f <sub>max</sub>				1.8V	60	110		MHz
			0 - 50-5	2.5V	100	170		MHz
			C <sub>L</sub> = 50pF	3.3V	120	180		MHz
				5V	150	260		MHz
t <sub>PLH</sub>	CLK	Q	C = 15pF	1.8V	7.5	12.8	19.4	ns
t <sub>PHL</sub>	CLK	Q	C <sub>L</sub> = 15pF	1.8V	7.8	14	21.4	ns
t <sub>PZL</sub>	ŌĒ		C = 15pF	1.8V	7.3	11.9	17.3	ns
t <sub>PZH</sub>	OE .	Q	C <sub>L</sub> = 15pF	1.8V	8.1	13.1	18.9	ns
t <sub>PLZ</sub>	ŌĒ	0	C <sub>L</sub> = 15pF	1.8V	7.1	9.4	12.3	ns
t <sub>PHZ</sub>	OE	Q	OL - 13pi	1.8V	7.1	10.4	14.5	ns
t <sub>PLH</sub>	CLK	Q	C <sub>L</sub> = 15pF	2.5V	5.1	8.2	12	ns
t <sub>PHL</sub>	OLK	Q	О[ - 13рг	2.5V	5	8.4	12.8	ns
t <sub>PZL</sub>		Q	C = 15pE	2.5V	5.2	7.8	11.1	ns
t <sub>PZH</sub>	OE .	Q	C <sub>L</sub> = 15pF	2.5V	5.9	8.8	12.3	ns
t <sub>PLZ</sub>	- ŌĒ	0	C <sub>L</sub> = 15pF	2.5V	5.3	6.6	8.4	ns
t <sub>PHZ</sub>	JE	Q	OL - 19hr	2.5V	5	6.8	9.3	ns
t <sub>PLH</sub>	CLK		C - 15pE	3.3V	4.5	6.7	9.8	ns
t <sub>PHL</sub>	— CLK	Q	C <sub>L</sub> = 15pF	3.3V	4.1	6.7	10.2	ns
t <sub>PZL</sub>	— <del>OE</del>	Q	C <sub>L</sub> = 15pF	3.3V	4.5	6.5	9.2	ns
t <sub>PZH</sub>	JE	٧	OL - 19PF	3.3V	5.3	7.4	10.2	ns




 $C_L$  = 50pF; over operating free-air temperature range; typical values measured at  $T_A$  = 25°C (unless otherwise noted). See Parameter Measurement Information

	FROM	то			-40°(	-40°C to 125°C		
PARAMETER	(INPUT)	(OUTPUT)	LOAD CAPACITANCE	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
t <sub>PLZ</sub>	- ŌE		C = 15pF	3.3V	4.6	5.6	7	ns
t <sub>PHZ</sub>	OE .	Q	C <sub>L</sub> = 15pF	3.3V	3.8	5.4	7.5	ns
t <sub>PLH</sub>	CLK		C = 15pF	5V	4.1	5.5	7.6	ns
t <sub>PHL</sub>	CLK	Q	C <sub>L</sub> = 15pF	5V	3.5	5.1	7.3	ns
t <sub>PZL</sub>	- ŌE		C = 15pF	5V	3.3	4.6	6.3	ns
t <sub>PZH</sub>	OE	Q	C <sub>L</sub> = 15pF	5V	4	5.3	7.2	ns
t <sub>PLZ</sub>	- ŌĒ		C = 15pF	5V	4.6	5.2	6.1	ns
t <sub>PHZ</sub>	OE .	Q	C <sub>L</sub> = 15pF	5V	3.1	4.1	5.6	ns
t <sub>PLH</sub>	CLK		C = 50pF	1.8V	9.3	15.8	23.7	ns
t <sub>PHL</sub>	— CLK	Q	C <sub>L</sub> = 50pF	1.8V	9.5	16.7	25.4	ns
t <sub>PZL</sub>	OF.	0	C = 50pF	1.8V	9.4	15	21.5	ns
t <sub>PZH</sub>	— <mark>ŌĒ</mark>	Q	C <sub>L</sub> = 50pF	1.8V	10.5	16.5	23.5	ns
t <sub>PLZ</sub>	- OE		0 - 50-5	1.8V	13.6	16	19.1	ns
t <sub>PHZ</sub>	OE	Q	C <sub>L</sub> = 50pF	1.8V	13.6	16.9	21.1	ns
t <sub>PLH</sub>	CLK		0 50.5	2.5V	6.5	10.2	15	ns
t <sub>PHL</sub>	CLK	Q	C <sub>L</sub> = 50pF	2.5V	6.4	10.4	15.6	ns
t <sub>PZL</sub>	- OE		0 - 50-5	2.5V	7.1	10.1	14.1	ns
t <sub>PZH</sub>		Q	C <sub>L</sub> = 50pF	2.5V	7.8	11.2	15.5	ns
t <sub>PLZ</sub>	OF.		0 - 50-5	2.5V	9.6	11.1	12.9	ns
t <sub>PHZ</sub>	— <mark>ŌĒ</mark>	Q	C <sub>L</sub> = 50pF	2.5V	9.2	11.2	13.6	ns
t <sub>PLH</sub>	01.14	0	0 50.5	3.3V	5.6	8.4	12.2	ns
t <sub>PHL</sub>	— CLK	Q	C <sub>L</sub> = 50pF	3.3V	5.4	8.4	12.5	ns
t <sub>PZL</sub>	- ŌE		0 - 50-5	3.3V	6.3	8.6	11.8	ns
t <sub>PZH</sub>	OE	Q	C <sub>L</sub> = 50pF	3.3V	6.9	9.6	13	ns
t <sub>PLZ</sub>	OF.		0 - 50-5	3.3V	8.3	9.2	10.6	ns
t <sub>PHZ</sub>	— <del></del> ŌĒ	Q	C <sub>L</sub> = 50pF	3.3V	7.3	8.8	10.9	ns
t <sub>PLH</sub>	CLIK		0 - 50-5	5V	4.9	6.8	9.4	ns
t <sub>PHL</sub>	CLK	Q	C <sub>L</sub> = 50pF	5V	4.5	6.5	9.2	ns
t <sub>PZL</sub>	- OE		C = 50pE	5V	4.7	6.3	8.4	ns
t <sub>PZH</sub>	UE	Q	C <sub>L</sub> = 50pF	5V	5.3	7.1	9.5	ns
t <sub>PLZ</sub>	OF.		C = 50pF	5V	6.8	7.4	8.3	ns
t <sub>PHZ</sub>	— <del></del> ──     ──     ──    ──    ──    ──    ──    ──     ──    ──    ──    ──    ──    ──    ──    ──     ──    ──    ──    ──    ──    ──    ──     ──    ──     ──    ──    ──    ──	Q	C <sub>L</sub> = 50pF	5V	5.2	6.2	7.6	ns
t <sub>sk(o)</sub>			C <sub>L</sub> = 50pF	1.8V		0.2	0.4	ns
t <sub>sk(o)</sub>			C <sub>L</sub> = 50pF	2.5V		0.2	0.3	ns
t <sub>sk(o)</sub>			C <sub>L</sub> = 50pF	3.3V		0.2	0.4	ns
t <sub>sk(o)</sub>			C <sub>L</sub> = 50pF	5V		0.2	0.4	ns

## **5.9 Typical Characteristics**

T<sub>A</sub> = 25°C (unless otherwise noted)





## **5.9 Typical Characteristics (continued)**

T<sub>A</sub> = 25°C (unless otherwise noted)




Figure 5-7. Output Voltage vs Current in LOW State; 5V Supply




Figure 5-8. Output Voltage vs Current in HIGH State; 3.3V Supply




Figure 5-9. Output Voltage vs Current in LOW State; 3.3V Supply




Figure 5-10. Output Voltage vs Current in HIGH State; 2.5V Supply




Figure 5-11. Output Voltage vs Current in LOW State; 2.5V Supply





Figure 5-12. Output Voltage vs Current in HIGH State; 1.8V Supply

# **5.9 Typical Characteristics (continued)**

T<sub>A</sub> = 25°C (unless otherwise noted)






## **6 Parameter Measurement Information**

Phase relationships between waveforms were chosen arbitrarily for the examples listed in the following table. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1MHz,  $Z_O = 50\Omega$ ,  $t_t < 2.5$ ns.

For clock inputs,  $f_{\text{max}}$  is measured when the input duty cycle is 50%.

The outputs are measured individually with one input transition per measurement.

TEST	S1	S2	R <sub>L</sub>	CL	ΔV	V <sub>cc</sub>
t <sub>PLH</sub> , t <sub>PHL</sub>	OPEN	OPEN	_	15pF, 50pF	_	ALL
t <sub>PLZ</sub> , t <sub>PZL</sub>	CLOSED	OPEN	1kΩ	15pF, 50pF	0.15V	≤ 2.5V
t <sub>PHZ</sub> , t <sub>PZH</sub>	OPEN	CLOSED	1kΩ	15pF, 50pF	0.15V	≤ 2.5V
t <sub>PLZ</sub> , t <sub>PZL</sub>	CLOSED	OPEN	1kΩ	15pF, 50pF	0.3V	> 2.5V
t <sub>PHZ</sub> , t <sub>PZH</sub>	OPEN	CLOSED	1kΩ	15pF, 50pF	0.3V	> 2.5V



Input 50% V<sub>cc</sub>

Figure 6-2. Voltage Waveforms, Pulse Duration

(1) C<sub>L</sub> includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for 3-State Outputs




Figure 6-3. Voltage Waveforms, Setup and Hold Times






Figure 6-4. Voltage Waveforms Propagation Delays



- (3) The greater between  $t_{PZL}$  and  $t_{PZH}$  is the same as  $t_{en}$ .
- (4) The greater between  $t_{\text{PLZ}}$  and  $t_{\text{PHZ}}$  is the same as  $t_{\text{dis}}.$

Figure 6-5. Voltage Waveforms Propagation Delays



(1) The greater between t<sub>r</sub> and t<sub>f</sub> is the same as t<sub>t</sub>.

Figure 6-6. Voltage Waveforms, Input and Output Transition Times



## 7 Detailed Description

#### 7.1 Overview

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops of the SN74LV8T374-Q1 devices are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

An output-enable ( $\overline{OE}$ ) input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-state outputs. Driving high, driving low, and high impedance are the three states that these outputs can be in. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device can drive larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance state, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a  $10k\Omega$  resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.

### 7.3.2 Latching Logic with Known Power-Up State

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flip-flops, but include all logic circuits that act as volatile memory. In typical logic devices, the output state of each latching circuit is unknown after power is initially applied; however, this device includes an added Power On Reset (POR) circuit which sets the states of all included latching circuits during the power-up ramp prior to the device starting normal functionality.




Figure 7-1. Supply (V<sub>CC</sub>) Ramp Characteristics for Known Power-Up State

Figure 7-1 shows a correct supply voltage turn-on ramp and defines values used in the *Recommended Operating Conditions* and *Electrical Characteristics* tables.

Prior to starting the power-on ramp, the supply must be completely off  $(V_{CC} \le V_{POR(min)})$ .

The supply voltage must ramp at a rate within the range provided in the *Recommended Operating Conditions* table.

The output state of each latching logic circuit only remains stable as long as power is applied to the device ( $V_{CC} \ge V_{POR(max)}$ ).

Variation from these recommendations will result in the device having an unknown power-up state.



#### 7.3.3 LVxT Enhanced Input Voltage

The SN74LV8T374-Q1 belongs to TI's LVxT family of logic devices with integrated voltage level translation. This family of devices was designed with reduced input voltage thresholds to support up-translation, and inputs tolerant of signals with up to 5.5V levels to support down-translation. For proper functionality, input signals must remain at or above the specified  $V_{IH(MIN)}$  level for a HIGH input state, and at or below the specified  $V_{IL(MAX)}$  for a LOW input state. Figure 7-2 shows the typical  $V_{IH}$  and  $V_{IL}$  levels for the LVxT family of devices, as well as the voltage levels for standard CMOS devices for comparison.

The inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law ( $R = V \div I$ ).

Input signals must transition between valid logic states quickly, as defined by the input transition rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the *Implications of Slow or Floating CMOS Inputs* application report.

Do not leave inputs floating at any time during operation. Unused inputs must be terminated at a valid high or low voltage level. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a  $10k\Omega$  resistor is recommended and will typically meet all requirements.




Figure 7-2. LVxT Input Voltage Levels

#### 7.3.3.1 Up Translation

Input signals can be up translated using the SN74LV8T374-Q1. The voltage applied at  $V_{CC}$  will determine the output voltage and the input thresholds as described in the *Recommended Operating Conditions* and *Electrical Characteristics* tables. When connected to a high-impedance input, the output voltage will be approximately  $V_{CC}$  in the HIGH state, and 0V in the LOW state.

The inputs have reduced thresholds that allow for input HIGH state levels, which are much lower than standard values. For example, standard CMOS inputs for a device operating at a 5V supply will have a  $V_{IH(MIN)}$  of 3.5V. For the SN74LV8T374-Q1,  $V_{IH(MIN)}$  with a 5V supply is only 2V, which would allow for up-translation from a typical 2.5V to 5V signals.

Ensure that the input signals in the HIGH state are above  $V_{IH(MIN)}$  and input signals in the LOW state are lower than  $V_{IL(MAX)}$  as shown in Figure 7-3.

Up Translation Combinations are as follows:

- 1.8V V<sub>CC</sub> Inputs from 1.2V
- 2.5V V<sub>CC</sub> Inputs from 1.8V
- 3.3V V<sub>CC</sub> Inputs from 1.8V and 2.5V
- 5.0V V<sub>CC</sub> Inputs from 2.5V and 3.3V




Figure 7-3. LVxT Up and Down Translation Example

#### 7.3.3.2 Down Translation

Signals can be translated down using the SN74LV8T374-Q1. The voltage applied at the V<sub>CC</sub> will determine the output voltage and the input thresholds as described in the *Recommended Operating Conditions* and *Electrical Characteristics* tables.

When connected to a high-impedance input, the output voltage will be approximately  $V_{CC}$  in the HIGH state, and 0V in the LOW state. Ensure that the input signals in the HIGH state are between  $V_{IH(MIN)}$  and 5.5V, and input signals in the LOW state are lower than  $V_{IL(MAX)}$  as shown in Figure 7-2.

For example, standard CMOS inputs for devices operating at 5.0V, 3.3V or 2.5V can be down-translated to match 1.8V CMOS signals when operating from 1.8V  $V_{CC}$ . See Figure 7-3.

Down Translation Combinations are as follows:

- 1.8V V<sub>CC</sub> Inputs from 2.5V, 3.3V, and 5.0V
- 2.5V V<sub>CC</sub> Inputs from 3.3V and 5.0V
- 3.3V V<sub>CC</sub> Inputs from 5.0V



#### 7.3.4 Wettable Flanks

This device includes wettable flanks for at least one package. See the *Features* section on the front page of the data sheet where packages include this feature.




Figure 7-4. Simplified Cutaway View of Wettable-Flank QFN Package and Standard QFN Package After Soldering

Wettable flanks help improve side wetting after soldering, which makes QFN packages easier to inspect with automatic optical inspection (AOI). As shown in Figure 7-4, a wettable flank can be dimpled or step-cut to provide additional surface area for solder adhesion which assists in reliably creating a side fillet. See the mechanical drawing for additional details.

#### 7.3.5 Clamp Diode Structure

As Figure 7-5 shows, the outputs to this device have both positive and negative clamping diodes, and the inputs to this device have negative clamping diodes only.

#### **CAUTION**

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 7-5. Electrical Placement of Clamping Diodes for Each Input and Output

#### 7.4 Device Functional Modes

Table 7-1 lists the functional modes of the SN74LV8T374-Q1 devices.

INPUTS(1) **OUTPUT**  $Q^{(2)}$ <u>OE</u> CLK D Н Н **↑** L **↑** L L  $Q_0^{(3)}$ L L Χ Н Χ Χ Ζ

Table 7-1. Function Table (Each Flip-Flop)

- L = input low, H = input high, ↑ = input transitioning from low to high, ↓ = input transitioning from high to low, X = don't care
- (2) L = output low, H = output high, Q<sub>0</sub> = previous state, Z = high impedance
- (3) At startup, Q<sub>0</sub> is low



## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## **8.1 Application Information**

The SN74LV8T374-Q1 device is a high drive CMOS device that can be used for a multitude of bus-interface type applications where the data needs to be retained or latched. It can produce 24mA of drive current at 3.3V making it ideal for driving multiple outputs and also good for high-speed applications up to 100Mhz. The inputs are 5.5V tolerant allowing it to translate down to  $V_{CC}$ .

### 8.2 Typical Application




Figure 8-1. Typical Application Schematic

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

#### 8.2.1 Design Requirements

#### 8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LV8T374-Q1 plus the maximum static supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Ensure the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings* is not exceeded.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LV8T374-Q1 plus the maximum supply current, I<sub>CC</sub>, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Ensure the maximum total current through GND listed in the *Absolute Maximum Ratings* is not exceeded.

The SN74LV8T374-Q1 can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50pF.

The SN74LV8T374-Q1 can drive a load with total resistance described by  $R_L \ge V_O$  /  $I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the  $V_{CC}$  pin.

Total power consumption can be calculated using the information provided in the CMOS Power Consumption and Cpd Calculation application note.

Thermal increase can be calculated using the information provided in the *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices* application note.

#### **CAUTION**

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.



#### 8.2.1.2 Input Considerations

Input signals must cross to be considered a logic LOW, and to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74LV8T374-Q1 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A  $10k\Omega$  resistor value is often used due to these factors.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

#### 8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V<sub>CC</sub> or ground.

Refer to the *Feature Description* section for additional information regarding the outputs for this device.

#### 8.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section.
- 2. Verify that the capacitive load at the output is ≤ 50pF. This is not a hard limit; by design, however, it will optimize performance. This can be accomplished by providing short, appropriately sized traces from the SN74LV8T374-Q1 to one or more of the receiving devices.
- 3. Verify that the resistive load at the output is larger than  $(V_{CC} / I_{O(max)})\Omega$ . Doing this prevents the maximum output current from the *Absolute Maximum Ratings* from being violated. Most CMOS inputs have a resistive load measured in M $\Omega$ ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the CMOS Power Consumption and Cpd Calculation application note.

### 8.2.3 Application Curve




Figure 8-2. Simplified Functional Diagram Showing Clock Operation



### 8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V<sub>CC</sub> terminal should have a good bypass capacitor to prevent power disturbance.

During startup, the power supply should ramp within the provided power-up ramp rate range in the *Recommended Operating Conditions* table.

A  $0.1\mu F$  capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The  $0.1\mu F$  and  $1\mu F$  capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

### 8.4 Layout

### 8.4.1 Layout Guidelines

- · Bypass capacitor placement
  - Place near the positive supply terminal of the device
  - Provide an electrically short ground return path
  - Use wide traces to minimize impedance
  - Keep the device, capacitors, and traces on the same side of the board whenever possible
- Signal trace geometry
  - 8mil to 12mil trace width
  - Lengths less than 12cm to minimize transmission line effects
  - Avoid 90° corners for signal traces
  - Use an unbroken ground plane below signal traces
  - Flood fill areas around signal traces with ground
  - Parallel traces must be separated by at least 3x dielectric thickness
  - For traces longer than 12cm
    - Use impedance controlled traces
    - · Source-terminate using a series damping resistor near the output
    - · Avoid branches; buffer each signal that must branch separately

### 8.4.2 Layout Example




Figure 8-3. Example Trace Corners for Improved Signal Integrity

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated




Figure 8-4. Example Bypass Capacitor Placement for TSSOP and Similar Packages




Figure 8-5. Example Bypass Capacitor Placement for WQFN and Similar Packages




Figure 8-6. Example Bypass Capacitor Placement for SOT, SC70 and Similar Packages




Figure 8-7. Example Damping Resistor Placement for Improved Signal Integrity



## 9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application note
- · Texas Instruments, Designing With Logic application note
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application note

## 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE REVISION		NOTES				
July 2025	*	Initial Release				

Product Folder Links: SN74LV8T374-Q1

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7-Nov-2025

www.ti.com

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
CLV8T374QWRKSRQ1	Active	Production	VQFN (RKS)   20	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	=	LT374WQ
SN74LV8T374QDGSRQ1	Active	Production	VSSOP (DGS)   20	5000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	8T374Q
SN74LV8T374QPWRQ1	Active	Production	TSSOP (PW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	LV8T374Q

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LV8T374-Q1:

Catalog: SN74LV8T374

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## PACKAGE OPTION ADDENDUM

www.ti.com 7-Nov-2025

● Enhanced Product : SN74LV8T374-EP


NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 11-Aug-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLV8T374QWRKSRQ1	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1
SN74LV8T374QDGSRQ1	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
SN74LV8T374QPWRQ1	TSSOP	PW	20	3000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com 11-Aug-2025




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLV8T374QWRKSRQ1	VQFN	RKS	20	3000	210.0	185.0	35.0
SN74LV8T374QDGSRQ1	VSSOP	DGS	20	5000	353.0	353.0	32.0
SN74LV8T374QPWRQ1	TSSOP	PW	20	3000	353.0	353.0	32.0

2.5 x 4.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com






#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:


PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. No JEDEC registration as of September 2020.
- 5. Features may differ or may not be present.






#### NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025