
- Meets or Exceeds the Requirements of ANSI EIA/TIA-422-B and ITU Recommendation V.11
- Single 5-V Supply
- Balanced Line Operation
- TTL Compatible
- High-Impedance Output State for Party-Line Applications
- High-Current Active-Pullup Outputs
- Short-Circuit Protection
- Dual Channels
- Clamp Diodes at Inputs

D OR N PACKAGE (TOP VIEW)




NC-No internal connection

description

The SN75159 dual differential line driver with 3-state outputs is designed to provide all the features of the SN75158 line driver with the added feature of driver output controls. There is an individual control for each driver. When the output control is low, the associated outputs are in a high-impedance state and the outputs can neither drive nor load the bus. This permits many devices to be connected together on the same transmission line for party-line applications.


The SN75159 is characterized for operation from 0°C to 70°C.


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)








Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



schematic (each driver)



Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	7 \
Input voltage, V _I	
Off-state voltage applied to open-collector outputs	
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stq}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING		
D	950 mW	7.6 mW/°C	608 mW		
N	1150 mW	9.2 mW/°C	736 mW		

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	V
High-level input voltage, VIH	2			V
Low-level input voltage, V _{IL}			0.8	V
High-level output voltage, IOH			-40	mA
Low-level output current, I _{OL}			40	mA
Operating free-air temperature, T _A	0		70	°C



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values except differential output voltage VOD are with respect to the network ground terminal. VOD is at the Y output with respect to the Z output.

SN75159 **DUAL DIFFERENTIAL LINE DRIVER** WITH 3-STATE OUTPUTS

SLLS088B - JANUARY 1977 - REVISED MAY 1995

electrical characteristics over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS				TYP [†]	MAX	UNIT
VIK	Input clamp voltage	V _{CC} = 4.75 V,	$I_{ } = -12 \text{ mA}$			-0.9	-1.5	V
VOH	High-level output voltage	V _{CC} = 4.75 V, V _{IH} = 2 V,	$V_{IL} = 0.8 \text{ V},$ $I_{OH} = -40 \text{ mA}$	$V_{IL} = 0.8 \text{ V},$ $I_{OH} = -40 \text{ mA}$		3		٧
VOL	Low-level output voltage	V _{CC} = 4.75 V, V _{IH} = 2 V,	V _{IL} = 0.8 V, I _{OL} = 40 mA			0.25	0.4	V
Voк	Output clamp voltage	V _{CC} = 5.25 V,	$I_O = -40 \text{ mA}$			-1.1	-1.5	V
٧o	Output voltage	$V_{CC} = 4.75 \text{ V to } 5.25 \text{ V},$	IO = 0		0		6	V
V _{OD1}	Differential output voltage	$V_{CC} = 5.25 \text{ V},$	I _O = 0			3.5	2V _{OD2}	V
VOD2	Differential output voltage	V _{CC} = 4.75 V			2	3		V
∆IVODI	Change in magnitude of differential output voltage‡	V _{CC} = 4.75 V				±0.02	±0.4	٧
V	Common-mode output	V _{CC} = 5.25 V] B. 400.0	Coo Figure 1		1.8	3	V
Voc	voltage§	V _{CC} = 4.75 V	$R_L = 100 \Omega$, See Figure 1			1.5	3	
∆IVocI	Change in magnitude of common-mode output voltage‡	V _{CC} = 4.75 V to 5.25 V				±0.01	±0.4	٧
			V _O = 6 V	V _O = 6 V		0.1	100	
I _O	Output current with power off	VCC = 0	$V_{O} = -0.25 \text{ V}$			-0.1	-100	μΑ
			$V_0 = -0.25 \text{ V}$	to 6 V			±100	
			T _A = 25°C	$V_O = 0$ to V_{CC}			±10	
	Off state (high image days a	.,		VO = 0			-20	
loz	Off-state (high-impedance state) output current	V _{CC} = 5.25 V, Output controls at 0.8 V	T _A = 70°C	V _O = 0.4 V			±20	μΑ
	,			V _O = 2.4 V	±:		±20	1 1
				AO = ACC			20	
t _I	Input current at maximum input voltage	V _{CC} = 5.25 V,	V _I = 5.5 V				1	mA
ΙΗ	High-level input current	V _{CC} = 5.25 V,	V _I = 2.4 V				40	μΑ
I _I L	Low-level input current	V _{CC} = 5.25 V,	V _I = 0.4 V			-1	-1.6	mA
los	Short-circuit output current¶	V _{CC} = 5.25 V			-40	-90	-150	mA
ICC	Supply current (both drivers)	V _{CC} = 5.25 V, T _A = 25°C,	Inputs grounde No load	ed,		47	65	mA

[†] All typical values are at V_{CC} = 5 V and T_A = 25°C except for V_{OC}, for which V_{CC} is as stated under test conditions.



 $[\]pm \Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitudes of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low

[§] In ANSI Standard EIA/TIA-422-B, V_{OC}, which is the average of the two output voltages with respect to GND, is called output offset voltage, V_{OS}. ¶ Only one output should be shorted at a time, and duration of the short circuit should not exceed one second.

switching characteristics over operating free-air temperature range, $V_{CC} = 5 \text{ V}$

	PARAMETER	TEST CONDITION	MIN	TYP [†]	MAX	UNIT	
^t PLH	Propagation delay time, low-to-high-level output	$C_L = 30 \text{ pF}, R_L = 100 \Omega,$	See Figure 2,		16	25	ns
tPHL	Propagation delay time, high-to-low-level output	Termination A			11	20	ns
^t PLH	Propagation delay time, low-to-high-level output	C _I = 15 pF, See Figure 2,	Tormination P		13	20	ns
tPHL	Propagation delay time, high-to-low-level output	CL = 15 pr, See rigule 2,	remination b		9	15	ns
tTLH	Transition time, low-to-high-level output	$C_L = 30 \text{ pF}, R_L = 100 \Omega,$	See Figure 2,		4	20	ns
tTHL	Transition time, high-to-low-level output	Termination A			4	20	ns
^t PZH	Output enable time to high level	$C_L = 30 \text{ pF}, R_L = 180 \Omega,$	See Figure 3		7	20	ns
tPZL	Output enable time to low level	$C_L = 30 \text{ pF}, R_L = 250 \Omega,$	See Figure 4		14	40	ns
^t PHZ	Output disable time from high level	$C_L = 30 \text{ pF}, R_L = 180 \Omega,$	See Figure 3		10	30	ns
t _{PLZ}	Output disable time from low level	$C_L = 30 \text{ pF}, R_L = 250 \Omega,$	See Figure 4		17	35	ns
	Overshoot factor	$R_L = 100 \Omega$, See Figure 2,	Termination C			10%	

[†] All typical values are at T_A = 25°C.

SYMBOL EQUIVALENTS

DATA-SHEET PARAMETER	EIA/TIA-422-B
VO	V _{oa} , V _{ob}
V _{OD1}	V _O
V _{OD2}	V _t
Δ V _{OD}	$ V_t - \overline{V}_t $
Voc	V _{os}
Δ VOC	$ V_{OS} - \overline{V}_{OS} $
los	I _{sa} , I _{sb}
0	I _{xa} , I _{xb}

PARAMETER MEASUREMENT INFORMATION





Figure 1. Differential and Common-Mode Output Voltages

PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

 v_{OL}

NOTES: A. The pulse generator has the following characteristics: $Z_O = 50 \Omega$, PRR $\leq 10 \text{ MHz}$.

1.5 V

10%

B. C_L includes probe and jig capacitance.

1.5 V

10%


- tTHL

Figure 2. Test Circuits, Voltage Waveforms, and Overshoot Factor



Z Output

PARAMETER MEASUREMENT INFORMATION




NOTES: A. The pulse generator has the following characteristics: Z_O = 50 Ω , PRR \leq 500 kHz.

B. C_L includes probe and jig capacitance.

Figure 3. Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION




NOTES: A. The pulse generator has the following characteristics: Z_O = 50 Ω , PRR \leq 500 kHz.


B. C_L includes probe and jig capacitance.


Figure 4. Test Circuit and Voltage Waveform




TYPICAL CHARACTERISTICS













TYPICAL CHARACTERISTICS












TYPICAL CHARACTERISTICS

FROM DATA INPUTS FREE-AIR TEMPERATURE 20 Propagtion Delay Time From Data Inputs - ns 18 **tPLH** 16 14 **tPHL** 12 10 8 6 4 V_{CC} = 5 V C_L = 30 pF 2 $R_L = 100 \Omega$ 0 75 0 T_A – Free-Air Temperature – $^{\circ}$ C

Figure 13

PROPAGATION DELAY TIME



www.ti.com

11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN75159D	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75159
SN75159D.A	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75159
SN75159N	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75159N
SN75159N.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75159N

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN75159D	D	SOIC	14	50	506.6	8	3940	4.32
SN75159D.A	D	SOIC	14	50	506.6	8	3940	4.32
SN75159N	N	PDIP	14	25	506	13.97	11230	4.32
SN75159N.A	N	PDIP	14	25	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025