
- Meets IEEE Standard 488-1978 (GPIB)
- 8-Channel Bidirectional Transceiver
- **Designed to Implement Control Bus** Interface
- **Designed for Multicontrollers**
- **High-Speed Advanced Low-Power Schottky** Circuitry
- Low-Power Dissipation . . . 46 mW Max per Channel
- Fast Propagation Times . . . 20 ns Max
- **High-Impedance PNP Inputs**
- Receiver Hysteresis . . . 650 mV Typ
- **Bus-Terminating Resistors Provided on Driver Outputs**
- No Loading of Bus When Device Is Powered Down ( $V_{CC} = 0$ )
- Power-Up/Power-Down Protection (Glitch Free)


## description

The SN75ALS162 eight-channel general-purpose interface bus (GPIB) transceiver is a monolithic, high-speed, advanced low-power Schottky process device designed to provide the bus-management and data-transfer signals between operating units of a multiple-controller instrumentation system. When combined with the SN75ALS160 octal bus transceiver, the SN75ALS162 provides the complete 16-wire interface for the IEEE 488 bus.

The SN75ALS162 features eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. The direction of data through these driver-receiver pairs is determined by the DC, TE, and SC enable signals. The SC input allows the REN and IFC transceivers to be controlled independently.



**DW PACKAGE** (TOP VIEW)



NC-No internal connection

The driver outputs (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when  $V_{CC} = 0$ . The drivers are designed to handle loads up to 48 mA of sink current. Each receiver features pnp transistor inputs for high input impedance and hysteresis of 400 mV minimum for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when

The SN75ALS162 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# **SN75ALS162** OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

SLLS020C - JUNE 1986 - REVISED MAY 1995

#### RECEIVE/TRANSMIT FUNCTION TABLE

	CONT	ROLS			BUS-MANAG	EMENT CHA	NNELS		DATA-TR	ANSFER CH	HANNELS
SC	DC	TE	ATN†	ATN <sup>†</sup>	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD
				(controll	ed by DC)	(controlle	ed by SC)		(co	ntrolled by	TE)
	Н	Н	Н	R	т			Т	т	R	R
	Н	Н	L	K				R	ı	K	1
	L	L	Н	т	R			R	R		т.
	L	L	L	I	K			Т	K	I	
	Н	L	Х	R	Т	]		R	R	Т	Т
	L	Н	Х	Т	R			Т	Т	R	R
Н						Т	Т				
L						R	R				

H = high level, L = low level, R = receive, T = transmit, X = irrelevant


Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.

#### **CHANNEL IDENTIFICATION TABLE**

NAME	IDENTITY	CLASS								
DC	Direction Control									
TE	Talk Enable	Control								
sc	System Control									
ATN	Attention									
SRQ	Service Request									
REN	Remote Enable	Bus Management								
IFC	Interface Clear									
EOI	End or Identify									
DAV	Data Valid									
NDAC	No Data Accepted	Data Transfer								
NRFD	Not Ready for Data									

<sup>†</sup> ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.


# logic symbol†




- <sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
- ∇ Designates 3-state outputs

Pin numbers shown are for the N package.

## logic diagram (positive logic)



## schematics of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage, V <sub>I</sub>	5.5 V
Low-level driver output current, I <sub>OL</sub>	100 mA
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stg</sub>	– 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to network ground terminal.



#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR	T <sub>A</sub> = 70°C POWER RATING
DW	1350 mW	10.8 mW/°C	864 mW
N	1700 mW	13.6 mW/°C	1088 mW

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
High-level input voltage, VIH	2			V	
Low level input voltage, V <sub>IL</sub>			0.8	V	
High level cutout current leve	Bus ports with 3-state outputs			- 5.2	mA
High-level output current, IOH	Terminal ports			- 800	μΑ
Low lovel output output	Bus ports			48	A
Low-level output current, IOL	Terminal ports			16	mA
Operating free-air temperature, TA	0		70	°C	

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK	Input clamp voltage		I <sub>I</sub> = -18 mA			- 0.8	-1.5	V	
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> )	Bus			0.4	0.65		V	
VOH <sup>‡</sup>	High-level output voltage	Terminal	Ι <sub>ΟΗ</sub> = -800 μΑ	2.7	3.5		V		
VOH+	r ligh-level output voltage	Bus	$I_{OH} = -5.2 \text{ mA}$		2.5	3.3		V	
Voi	Low-level output voltage	Terminal	I <sub>OL</sub> = 16 mA			0.3	0.5	V	
VOL	Low-level output voltage	Bus	I <sub>OL</sub> = 48 mA			0.35	0.5	V	
lį	Input current at maximum input voltage	Terminal	minal V <sub>I</sub> = 5.5 V				100	μΑ	
lιΗ	High-level input current	Terminal and	V <sub>I</sub> = 2.7 V		0.1	20	μΑ		
I <sub>I</sub> L	Low-level input current	control inputs	V <sub>I</sub> = 0.5 V		-10	-100	μΑ		
VI/O(bus)	Voltage at bus port		Driver disabled	$I_{I(bus)} = 0$	2.5	3.0	3.7 V		
	voltage at bus port		Driver disabled	$I_{I(bus)} = -12 \text{ mA}$			-1.5		
		Power on		$V_{I(bus)} = -1.5 \text{ V to } 0.4 \text{ V}$	-1.3				
				$V_{I(bus)} = 0.4 \text{ V to } 2.5 \text{ V}$	0		- 3.2	]	
I <sub>I/O(bus)</sub>	Current into bus port		Driver disabled	$V_{I(bus)} = 2.5 \text{ V to } 3.7 \text{ V}$			+ 2.5 - 3.2	mA	
., 0 (000)	·			V <sub>I(bus)</sub> = 3.7 V to 5 V	0 2.		2.5		
				V <sub>I(bus)</sub> = 5 V to 5.5 V	0.7		2.5		
		Power off	$V_{CC} = 0$ ,	V <sub>I(bus)</sub> = 0 to 2.5 V			- 40	μА	
loo	Short-circuit output	Terminal			-15	- 35	-75	m A	
los	current	Bus			- 25	- 50	-125	mA	
Icc	Supply current		No load,	TE, DC, and SC low		55	75	mA	
C <sub>I/O(bus)</sub>	Bus-port capacitance		$V_{CC} = 0$ to 5 V,	$V_{I/O} = 0$ to 2 V, f = 1 MHz		30		pF	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . ‡  $V_{OH}$  applies to 3-state outputs only.




# switching characteristics over recommended range of operating free-air temperature, $V_{CC} = 5 \text{ V}$

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN TYPT	MAX	UNIT	
<sup>t</sup> PLH	Propagation delay time, low- to high-level output	Tamasinal	Due	C <sub>L</sub> = 30 pF,	10	20		
<sup>t</sup> PHL	Propagation delay time, high- to low-level output	Terminal	Bus	See Figure 1	12	20	ns	
<sup>t</sup> PLH	Propagation delay time, low- to high-level output	Due	Torminal	$C_{l} = 30 \text{ pF},$	5	10		
<sup>t</sup> PHL	Propagation delay time, high- to low-level output	Bus	Terminal	See Figure 2	7	14	ns	
<sup>t</sup> PZH	Output enable time to high level		Bus			30	ns	
<sup>t</sup> PHZ	Output disable time from high level	TE, DC, or SC	(ATN, EOI,	C <sub>L</sub> = 15 pF,		20		
tPZL	Output enable time to low level	TE, DC, OF SC	REN, IFC,	See Figure 3		45		
tPLZ	Output disable time from low level		and DAV)			20		
<sup>t</sup> PZH	Output enable time to high level					30		
<sup>t</sup> PHZ	Output disable time from high level	TE DC 27 80	Torminal	$C_L = 15 pF$ ,		25	ns	
tPZL	Output enable time to low level	TE, DC, or SC	Terminal	See Figure 4		30		
tPLZ	Output disable time from low level	1				25		

<sup>&</sup>lt;sup>†</sup> All typical values are at  $T_A = 25$ °C.

## PARAMETER MEASUREMENT INFORMATION




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  7 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  9 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  9 ns,  $t_{\Gamma} \leq$ 

Figure 1. Terminal-to-Bus Load Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION




NOTES: A.  $C_L$  includes probe and jig capacitance.


B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  7 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  9 ns,  $t_{\Gamma} \leq$ 

Figure 2. Bus-to-Terminal Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION



**LOAD CIRCUIT** 




**VOLTAGE WAVEFORMS** 


NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  7 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  9 ns,  $t_{\Gamma} \leq$ 

Figure 3. Bus Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION






**VOLTAGE WAVEFORMS** 

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  7 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  9 ns,  $t_{\Gamma} \leq$  9 ns,  $t_{\Gamma} \leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  1 ns,  $t_{\Gamma} \leq$ 

Figure 4. Terminal Load Circuit and Voltage Waveforms

#### **TYPICAL CHARACTERISTICS**



## TERMINAL OUTPUT VOLTAGE

60







Figure 7




#### **TYPICAL CHARACTERISTICS**









www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN75ALS162DW	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS162
SN75ALS162DW.A	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS162
SN75ALS162DWE4	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS162
SN75ALS162DWR	Active	Production	SOIC (DW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS162
SN75ALS162DWR.A	Active	Production	SOIC (DW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS162
SN75ALS162DWRG4	Active	Production	SOIC (DW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS162

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**


www.ti.com 11-Nov-2025

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS162DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

www.ti.com 23-May-2025




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
SN75ALS162DWR	SOIC	DW	24	2000	350.0	350.0	43.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## **TUBE**




## \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN75ALS162DW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN75ALS162DW.A	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN75ALS162DWE4	DW	SOIC	24	25	506.98	12.7	4826	6.6

DW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025