

TCAN1164-Q1 Automotive CAN FD System Basis Chip with LDO Output and Watchdog

1 Features

- AEC Q100 Qualified for automotive applications
- Meets the requirements of ISO 11898-2:2016
- [Functional Safety Quality-Managed](#)
 - [Documentation available to aid in functional safety system design](#)
- Wide input operational voltage range
- Integrated LDO for CAN transceiver supply
 - 5V LDO with 100mA output current capability
- Classic CAN and CAN FD up to 8Mbps
 - Watchdog timer supporting multiple modes
 - Timeout
 - Window
 - Question and Answer Watchdog (Q&A)
 - Speeds up to 5Mbps
- Operating modes programmable via SPI
 - Normal mode
 - Silent mode
 - Standby mode
- Advanced CAN bus fault detection support
- Defined behavior when unpowered
 - Bus and IO terminals are high impedance (no load to operating bus or application)
- Protection features:
 - $\pm 58\text{V}$ CAN bus fault tolerant
 - Load dump support on V_{SUP}
 - IEC ESD protection
 - Under-voltage and over-voltage protection
 - Thermal shutdown protection
 - TXD dominant state timeout (TXD DTO)
- Extra wide junction temperature support
- Available in the leadless VSON (14) package with wettable flank for improved automated optical inspection (AOI) capability

2 Applications

- [Advanced driver assistance system \(ADAS\)](#)
- [Body electronics and lighting](#)
- [Automotive infotainment and cluster](#)
- [Hybrid, electric and powertrain systems](#)

3 Description

The TCAN1164-Q1 is a high-speed Controller Area Network (CAN) system basis chip (SBC) that meets the physical layer requirements of the ISO 11898-2:2016 high-speed CAN specification. The transceiver supports both classical CAN and CAN FD networks up to 8 megabits per second (Mbps) (TCAN1164-Q1) or 5Mbps (TCAN1164T-Q1).

The TCAN1164-Q1 supports a wide input supply range and integrates a 5V LDO output. The 5V LDO output (V_{CCOUT}) supplies the CAN transceiver voltage internally as well as additional current externally.


The TCAN1164-Q1 includes many protection and diagnostic features including CAN bus line short-circuit detection, thermal shutdown (TSD), driver dominant timeout (TXD DTO), and bus fault protection up to $\pm 58\text{V}$.

The TCAN1164-Q1 supports watchdog functionality, to make sure the system is healthy by requiring the processor to reset the watchdog timer within a time window.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TCAN1164-Q1	VSON (14)	4.5mm x 3mm

- (1) For more information, see [Section 12](#).
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Functional Block Diagram



Table of Contents


1 Features	1	8.3 Feature Description.....	18
2 Applications	1	8.4 Device Functional Modes.....	36
3 Description	1	8.5 Programming.....	41
4 Device Comparison Table	2	9 Application Information Disclaimer	56
5 Pin Configurations and Functions	3	9.1 Application Information.....	56
6 Specifications	4	9.2 Typical Application.....	56
6.1 Absolute Maximum Ratings.....	4	9.3 Application Curves.....	58
6.2 ESD Ratings.....	4	9.4 Power Supply Requirements.....	59
6.3 ESD Ratings IEC Specification.....	4	9.5 Layout.....	59
6.4 Recommended Operating Conditions.....	5	10 Device and Documentation Support	60
6.5 Thermal Information.....	5	10.1 Receiving Notification of Documentation Updates.....	60
6.6 Power Supply Characteristics.....	5	10.2 Support Resources.....	60
6.7 Electrical Characteristics.....	6	10.3 Trademarks.....	60
6.8 Switching Characteristics.....	8	10.4 Electrostatic Discharge Caution.....	60
6.9 Typical Characteristics.....	11	10.5 Glossary.....	60
7 Parameter Measurement Information	12	11 Revision History	60
8 Detailed Description	16	12 Mechanical, Packaging, and Orderable Information	60
8.1 Overview.....	16		
8.2 Functional Block Diagram.....	16		

4 Device Comparison Table

DEVICE NUMBER	DESCRIPTION	MAXIMUM DATA RATE	VeLIO ⁽¹⁾
TCAN1164-Q1	CAN FD SBC with SPI Mode Control, Reset, Watchdog and 5V LDO	8Mbps	No
TCAN1164T-Q1	CAN FD SBC with SPI Mode Control, Reset, Watchdog and 5V LDO	5Mbps	Yes

(1) Certified according to latest VeLIO (Vehicle LAN Interoperability and Optimization) test requirements

5 Pin Configurations and Functions



**Figure 5-1. DMT Package, 14 Pin (VSON)
(Top View)**

Table 5-1. Pin Functions

PIN		TYPE	Description
NAME	NO.		
TXD	1	Digital	CAN transmit data input, integrated pull-up
GND	2	GND	Ground connection
V _{CCOUT}	3	Supply	5V LDO regulated output voltage
RXD	4	Digital	CAN receive data output
nRST	5	Digital	Reset input/output
SDO	6	Digital	SPI data output
NC	7	—	No connect (not internally connected)
SCLK	8	Digital	SPI clock input
NC	9	—	No connect (not internally connected)
V _{SUP}	10	Supply	Reverse-blocked battery supply input
SDI	11	Digital	SPI data input
CANL	12	Bus IO	Low-level CAN bus input/output line
CANH	13	Bus IO	High-level CAN bus input/output line
nCS	14	Digital	SPI chip select (active low)

6 Specifications

6.1 Absolute Maximum Ratings

over operating virtual junction temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{SUP}	Supply voltage range	−0.3	42	V
V _{CCOUT}	5V regulated output	−0.3	6	V
V _{BUS}	CAN bus IO voltage range (CANH, CANL)	−58	58	V
V _(Logic_Input)	Logic input terminal voltage range	−0.3	6	V
V _(Logic_Output)	Logic output terminal voltage range	−0.3	6	V
I _{O(LOGIC)}	Logic output current		8	mA
T _J	Operating virtual junction temperature range	−40	150	°C
T _{STG}	Storage temperature	−65	165	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

				VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	HBM classification level 3A for all pin	±4000	V
			HBM classification level 3A for V _{SUP} ,	±8000	
			HBM classification level 3B for global pins CANH & CANL	±10000	
		Charged-device model (CDM), per AEC Q100-011 CDM classification level C5 for all pins		±750	

- (1) AEC-Q100-002 indicates that HBM stresses shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 ESD Ratings IEC Specification

				VALUE	UNIT
V _{ESD}	System level electro-static discharge (ESD) ⁽¹⁾	CAN bus terminals (CANH & CANL) to GND	IEC 61000-4-2 (150pF, 330Ω) unpowered contact discharge	±8000	V
		V _{SUP}		±8000	
V _{TRAN}	ISO 7637 ISO pulse transients ⁽²⁾	CAN bus terminals (CANH & CANL) to GND, V _{SUP}	Pulse 1	−100	
			Pulse 2	75	
			Pulse 3a	−150	
			Pulse 3b	100	
	ISO 7637-3 transient ⁽³⁾		DCC slow transient pulse	±30	

- (1) Tested according to IEC 62228-3 CAN Transceiver, Section 6.4; DIN EN 61000-4-2
 (2) Tested according to IEC 62228-3 CAN Transceiver, Section 6.3; standard pulse parameters defined in ISO 7637-2
 (3) Tested according to ISO 7637-3; electrical transient transmission by capacitive and inductive coupling via lines other than supply line

6.4 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{SUP}	Supply voltage range	5.5		28	V
I _{OH} (DO)	Digital output terminal high level output current	–2			mA
I _{OL} (DO)	Digital output terminal low level output current			2	mA
C _{V_{SUP}}	V _{SUP} pin capacitance		0.1		μF
C _{V_{CCOUT}}	V _{CCOUT} pin capacitance	10			μF
T _{SDR}	Thermal shutdown rising	175	180		°C
T _{SDF}	Thermal shutdown falling		165	170	°C
T _{SDW}	Thermal shutdown warning	150			°C
T _{HYS}	Thermal shutdown hysteresis		15		°C

6.5 Thermal Information

THERMAL METRIC ⁽¹⁾		DMT (VSON)	UNIT
		14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	37.7	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	37.9	°C/W
R _{θJB}	Junction-to-board thermal resistance	14.2	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.7	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	14.2	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	4.9	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

6.6 Power Supply Characteristics

Over recommended operating conditions with T_J = –40°C to 150°C, unless otherwise noted. All typical values are taken at 25°C, V_{SUP} = 12V, and R_L = 60Ω

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage and Current						
I _{SUP}	Supply current Bus biasing active: dominant	TXD = 0V, R _L = 60Ω, C _L = open See Figure 7-2			60	mA
		TXD = 0V, R _L = 50Ω, C _L = open See Figure 7-2			70	mA
	Supply current Bus biasing active: recessive	TXD = V _{CCOUT} , R _L = 50Ω, C _L = open See Figure 7-2			3	mA
I _{SUP(STB)}	Supply current Standby mode Bus bias autonomous: inactive	5.5V < V _{SUP} ≤ 19V See Figure 7-2			230	μA
I _{SUP(BIAS)}	Supply current Bus bias autonomous: active ⁽¹⁾	5.5V < V _{SUP} ≤ 28V See Figure 7-2			60	μA
UV _{SUPR}	Under voltage V _{SUP} threshold rising	Ramp Up	4.05		4.42	V
UV _{SUPF}	Under voltage V _{SUP} threshold falling	Ramp Down	3.9		4.25	V
V_{CCOUT} Characteristics						
V _{CCOUT}	5V regulated output	V _{SUP} = 5.5to 18V I _L = 0to 100mA TXD = V _{CCOUT}	4.9	5	5.1	V
V _{CCOUT}	5V regulated output	V _{SUP} = 5.65to 18V I _L = 0to 100mA TXD = 0V; V _{CANH} = 0V	4.9	5	5.1	V
V _{CCOUT_DROP}	Dropout voltage	5V LDO, V _{SUP} – V _{CCOUT} , I _L = 125mA		300	650	mV
ΔV _{CCOUT(ΔVSUP)}	Line regulation	V _{SUP} = 5.5to 28V, I _L = 10mA, ΔV _{CCOUT}			50	mV
ΔV _{CCOUT(ΔVSUPL)}	Load regulation	I _L = 1to 125mA, V _{SUP} = 14V, ΔV _{CCOUT}			50	mV

6.6 Power Supply Characteristics (continued)

Over recommended operating conditions with $T_J = -40^{\circ}\text{C}$ to 150°C , unless otherwise noted. All typical values are taken at 25°C , $V_{\text{SUP}} = 12\text{V}$, and $R_L = 60\Omega$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
UV_{VCCOUTR}	Under voltage V_{CCOUT} threshold rising	Ramp Up	4.25	4.6	4.75	V
UV_{VCCOUTF}	Under voltage V_{CCOUT} threshold falling	Ramp Down	4.2	4.45	4.7	V
OV_{VCCOUTR}	Over voltage V_{CCOUT} threshold rising	Ramp Up		5.7	6.15	V
OV_{VCCOUTF}	Over voltage V_{CCOUT} threshold falling	Ramp Down	5.47	5.65		V
$I_{\text{L_VCCOUT}}$	Output current limit	V_{CCOUT} short to ground	175		275	mA
$\text{PSRR}_{\text{VCCOUT}}$	Power supply rejection ripple rejection	$V_{\text{RIP}} = 0.5V_{\text{PP}}$, Load = 10mA, $f = 100\text{Hz}$, $C_O = 10\mu\text{F}$	60			dB

(1) After a valid wake-up the total I_{SUP} current is the sum of $I_{\text{SUP(STB)}}$ and $I_{\text{SUP(BIAS)}}$ ($I_{\text{SUP}} = I_{\text{SUP(STB)}} + I_{\text{SUP(BIAS)}}$)

6.7 Electrical Characteristics

Over recommended operating conditions with $T_J = -40^{\circ}\text{C}$ to 150°C , unless otherwise noted. All typical values are taken at 25°C , $V_{\text{SUP}} = 12\text{V}$, and $R_L = 60\Omega$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CAN Driver Electrical Characteristics						
$V_{\text{O(D)}}$	Dominant output voltage Bus biasing active	CANH TXD = 0V, $50\Omega \leq R_L \leq 65\Omega$, $C_L = \text{open}$, $R_{\text{CM}} = \text{open}$ See Figure 7-2	2.75		4.5	V
	Dominant output voltage Bus biasing active	CANL	0.5		2.25	V
$V_{\text{O(R)}}$	Recessive output voltage Bus biasing active	TXD = V_{CCOUT} , $R_L = \text{open}$ (no load), $R_{\text{CM}} = \text{open}$ See Figure 7-2	2		3	V
V_{SYM}	Driver symmetry Bus biasing active $(V_{\text{O(CANH)}} + V_{\text{O(CANL)}}) / V_{\text{CCOUT}}$	$R_L = 60\Omega$, $C_{\text{SPLIT}} = 4.7\text{nF}$, $C_L = \text{Open}$, $R_{\text{CM}} = \text{Open}$, TXD = 250kHz, 1MHz, 2.5MHz See Figure 7-2	0.9		1.1	V/V
$V_{\text{SYM_DC}}$	DC Driver symmetry Bus biasing active $V_{\text{CCOUT}} - V_{\text{O(CANH)}} - V_{\text{O(CANL)}}$	$R_L = 60\Omega$, $C_L = \text{open}$ See Figure 7-2	-400		400	mV
$V_{\text{OD(DOM)}}$	Differential output voltage Bus biasing active Dominant	CANH - CANL TXD = 0V, $50\Omega \leq R_L \leq 65\Omega$, $C_L = \text{open}$ See Figure 7-2	1.5		3	V
	Differential output voltage Bus biasing active Dominant	CANH - CANL TXD = 0V, $45\Omega \leq R_L \leq 70\Omega$, $C_L = \text{open}$ See Figure 7-2	1.4		3.3	V
	Differential output voltage Bus biasing active Dominant	CANH - CANL TXD = 0V, $R_L = 2240\Omega$, $C_L = \text{open}$ See Figure 7-2	1.5		5	V
$V_{\text{OD(REC)}}$	Differential output voltage Bus biasing active Bus biasing inactive Recessive	CANH - CANL TXD = V_{CCOUT} , $R_L = \text{open } \Omega$, $C_L = \text{open}$ See Figure 7-2	-50		50	mV
$V_{\text{O(INACT)}}$	Pin output voltage Bus biasing inactive	CANH TXD = V_{CCOUT} $R_L = \text{open}$ (no load), $C_L = \text{open}$ See Figure 7-2	-0.1		0.1	V
		CANL TXD = V_{CCOUT} $R_L = \text{open}$ (no load), $C_L = \text{open}$ See Figure 7-2	-0.1		0.1	V
$V_{\text{OD(STB)}}$	Differential output voltage Bus biasing inactive	CANH - CANL TXD = V_{CCOUT} $R_L = \text{open}$ (no load), $C_L = \text{open}$ See Figure 7-2	-0.2		0.2	V
$I_{\text{OS(DOM)}}$	Short-circuit steady-state output current Bus biasing active Dominant	TXD = 0V $-15\text{V} \leq V_{\text{O(CANH)}} \leq 40\text{V}$ See Figure 7-2 and Figure 7-8	-75			mA
	Short-circuit steady-state output current Bus biasing active Dominant	TXD = 0V $-15\text{V} \leq V_{\text{O(CANL)}} \leq 40\text{V}$ See Figure 7-2 and Figure 7-8			75	mA

6.7 Electrical Characteristics (continued)

Over recommended operating conditions with $T_J = -40^{\circ}\text{C}$ to 150°C , unless otherwise noted. All typical values are taken at 25°C , $V_{\text{SUP}} = 12\text{V}$, and $R_L = 60\Omega$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{\text{OS(REC)}}$	Short-circuit steady-state output current Bus biasing active Recessive	$V_{\text{BUS}} = \text{CANH} = \text{CANL}$ $-27\text{V} \leq V_{\text{BUS}} \leq 42\text{V}$ See Figure 7-2 and Figure 7-8	-3		3	mA
CAN Receiver Electrical Characteristics						
$V_{\text{IT(DOM)}}$	Receiver dominant state input voltage range Bus biasing active	$-12\text{V} \leq V_{\text{CM}} \leq 12\text{V}$ See Figure 7-3 and Table 8-14	0.9		8	V
$V_{\text{IT(REC)}}$	Receiver recessive state input voltage range Bus biasing active		-3		0.5	V
V_{HYS}	Hysteresis voltage for input threshold Bus biasing active	See Figure 7-3 and Table 8-14	80	140		mV
$V_{\text{DIFF(MAX)}}$	Maximum rating of V_{DIFF}		-5		10	V
$V_{\text{DIFF(DOM)}}$	Receiver dominant state input voltage range Bus biasing inactive	$-12\text{V} \leq V_{\text{CM}} \leq 12\text{V}$ See Figure 7-3 and Table 8-14	1.150		8	V
$V_{\text{DIFF(REC)}}$	Receiver recessive state input voltage range Bus biasing inactive		-3		0.4	V
V_{CM}	Common mode range	See Figure 7-3 and Table 8-14	-12		12	V
$I_{\text{OFF(LKG)}}$	Power-off (unpowered) bus input leakage current	$V_{\text{SUP}} = 0\text{V}$, $\text{CANH} = \text{CANL} = 5\text{V}$			2.5	μA
C_1	Input capacitance to ground (CANH or CANL) (1)	$\text{TXD} = V_{\text{CCOUT}}$			20	pF
C_{ID}	Differential input capacitance(1)	$\text{TXD} = V_{\text{CCOUT}}$			10	pF
R_{ID}	Differential input resistance	$\text{TXD} = V_{\text{CCOUT}}$	50		100	k Ω
R_{IN}	Input resistance (CANH or CANL)	$-12\text{V} \leq V_{\text{CM}} \leq 12\text{V}$	25		50	k Ω
$R_{\text{IN(M)}}$	Input resistance matching: $[1 - R_{\text{IN(CANH)}} / R_{\text{IN(CANL)}}] \times 100\%$	$V_{\text{(CANH)}} = V_{\text{(CANL)}} = 5\text{V}$	-1		1	%
TXD Input Characteristics						
V_{IH}	High level input voltage		0.7			V_{CCOUT}
V_{IL}	Low level input voltage				0.3	V_{CCOUT}
I_{IH}	High level input leakage current	$\text{TXD} = V_{\text{CCOUT}}$	-1	0	1	μA
I_{IL}	Low level input leakage current	$\text{TXD} = 0\text{V}$	-130		-15	μA
R_{PU}	Pull-up resistance		40	60	80	k Ω
$I_{\text{LKG(OFF)}}$	Unpowered leakage current	$\text{TXD} = 5.5\text{V}$, $V_{\text{SUP}} = 0\text{V}$	-1	0	1	μA
C_1	Input Capacitance	$V_{\text{IN}} = 0.4 \times \sin(2\pi \times 2 \times 10^6 \times t) + 2.5\text{V}$		5		pF
RXD Output Characteristics						
V_{OH}	High level output voltage	$I_{\text{O}} = -2\text{mA}$.	0.8			V_{CCOUT}
V_{OL}	Low level output voltage	$I_{\text{O}} = 2\text{mA}$.			0.2	V_{CCOUT}
R_{PU}	Pull-up resistance		40	60	80	k Ω
$I_{\text{LKG(OFF)}}$	Unpowered leakage current	$\text{RXD} = 5.5\text{V}$, $V_{\text{SUP}} = 0\text{V}$	-5		5	μA
nRST Bidirectional Characteristics						
V_{IH}	High level input voltage		0.8			V_{CCOUT}
V_{IL}	Low level input voltage				0.2	V_{CCOUT}
V_{OL}	Low level output voltage	$I_{\text{O}} = 2\text{mA}$.			0.2	V_{CCOUT}
I_{IH}	High level input leakage current	$\text{nRST} = V_{\text{CCOUT}}$	-1		1	μA
R_{PU}	Pull-up resistance to V_{CCOUT}		160	240	320	k Ω
SDI Input Characteristics						
V_{IH}	High level input voltage		0.8			V_{CCOUT}
V_{IL}	Low level input voltage				0.2	V_{CCOUT}
I_{IH}	High level input leakage current	$\text{SDI} = V_{\text{CCOUT}}$ (2)	-1		1	μA
I_{IL}	Low level input leakage current	$\text{SDI} = 0\text{V}$	-130		-50	μA
R_{PU}	Pull-up resistance		40	60	80	k Ω
$I_{\text{LKG(OFF)}}$	Unpowered leakage current	$\text{SDI} = 5.5\text{V}$, $V_{\text{SUP}} = 0\text{V}$	-1		1	μA

6.7 Electrical Characteristics (continued)

Over recommended operating conditions with $T_J = -40^{\circ}\text{C}$ to 150°C , unless otherwise noted. All typical values are taken at 25°C , $V_{\text{SUP}} = 12\text{V}$, and $R_L = 60\Omega$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C_{IN}	Input capacitance	20MHz	4		10	pF
SCLK Input Characteristics						
V_{IH}	High level input voltage		0.7			V_{CCOUT}
V_{IL}	Low level input voltage				0.3	V_{CCOUT}
I_{IH}	High level input leakage current	$\text{SCLK} = V_{\text{CCOUT}}^{(2)}$	50		130	μA
I_{IL}	Low level input leakage current	$\text{SCLK} = 0\text{V}$	-1		1	μA
R_{PD}	Pull-down resistance		40	60	80	k Ω
$I_{\text{LKG(OFF)}}$	Unpowered leakage current	$\text{SCLK} = 5.5\text{V}$, $V_{\text{SUP}} = 0\text{V}$	-1		1	μA
C_{IN}	Input capacitance	20MHz	4		10	pF
nCS Input Characteristics						
V_{IH}	High level input voltage	High level input voltage	0.7			V_{CCOUT}
V_{IL}	Low level input voltage	Low level input voltage			0.3	V_{CCOUT}
I_{IH}	High level input leakage current	$n\text{CS} = V_{\text{CCOUT}}$	-1		1	μA
I_{IL}	Low level input leakage current	$n\text{CS} = 0\text{V}$	-130		-50	μA
R_{PU}	Pull-up resistor		40	60	80	k Ω
$I_{\text{LKG(OFF)}}$	Unpowered leakage current	$n\text{CS} = 5.5\text{V}$, $V_{\text{SUP}} = 0\text{V}$	-1		1	μA
C_{IN}	Input capacitance	20MHz	4		10	pF
SDO Output Characteristics						
V_{OH}	High-level output voltage	$I_{\text{OH}} = -2\text{mA}$	0.8			V_{CCOUT}
V_{OL}	Low-level output voltage	$I_{\text{OL}} = 2\text{mA}$			0.2	V_{CCOUT}
$I_{\text{LKG(OFF)}}$	Unpowered leakage current	$V_{\text{nCS}} = 5.5\text{V}$	-1		1	μA

(1) Test according to ISO 11898-2:2003

(2) Note that there is an internal pull-up resistor to V_{CCOUT} . If externally driven to a higher or lower voltage, the pin leakage measurement will be increased.

6.8 Switching Characteristics

Over recommended operating conditions with $T_J = -40^{\circ}\text{C}$ to 150°C , unless otherwise noted. All typical values are taken at 25°C , $V_{\text{SUP}} = 12\text{V}$ and $R_L = 60\Omega$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Switching Characteristics						
$t_{\text{POWER_UP}}$	CAN supply power up time	$C_{\text{VCCOUT}} = 10\mu\text{F}$ See Figure 7-9		1.8	4	ms
$t_{\text{UV(SUP)}}$	V_{SUP} filter time (rising and falling)		4		25	μs
$t_{\text{UV(VCCOUT)}}$	V_{CCOUT} filter time (rising and falling)	Time for device to enter sleep state reset state once UV_{CCOUT} is reached		30		μs
Device Switching Characteristics						
$t_{\text{UV(nRST)}}$	Undervoltage detection delay time nRST low			10	50	μs
$t_{\text{WK_FILTER}}$	Bus time to meet filtered bus requirements for wakeup request	See Figure 8-14	0.5		1.8	μs
$t_{\text{WK_TIMEOUT}}$	Bus wakeup timeout value		0.8		2	ms
t_{SILENCE}	Time out for bus inactivity			0.9	1.2	s
t_{INACTIVE}	Hardware timer for failsafe and power up inactivity ⁽¹⁾		3	4	5	min
t_{BIAS}	Time from the start of a dominant-recessive-dominant sequence until $V_{\text{sym}} \geq 0.1$	Each phase: $6\mu\text{s}$ See Figure 7-10			250	μs
$t_{\text{CAN(ACTIVE)}}$	Time from switching to CAN active mode to transceiver ready to transmit	$V_{\text{CCOUT}} > UV_{\text{VCCOUT(R)}}$			25	us

6.8 Switching Characteristics (continued)

Over recommended operating conditions with $T_J = -40^{\circ}\text{C}$ to 150°C , unless otherwise noted. All typical values are taken at 25°C , $V_{\text{SUP}} = 12\text{V}$ and $R_L = 60\Omega$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PROP(LOOP1)}	Total loop delay, driver input (TXD) to receiver output (RXD) Recessive to dominant	R _L = 60Ω, C _L = 100pF, C _{L(RXD)} = 15pF See Figure 7-6		100	160	ns
t _{PROP(LOOP2)}	Total loop delay, driver input (TXD) to receiver output (RXD) Dominant to recessive - TCAN1164-Q1	R _L = 60Ω, C _L = 100pF, C _{L(RXD)} = 15pF See Figure 7-6		120	175	ns
t _{PROP(LOOP2)}	Total loop delay, driver input (TXD) to receiver output (RXD) Dominant to recessive - TCAN1164T-Q1	R _L = 60Ω, C _L = 100pF, C _{L(RXD)} = 15pF See Figure 7-6		130	195	ns
t _{mode_slp_reset}	WUP or LWU event to INH asserted high, see			50		μs
Driver Switching Characteristics						
t _{pHR}	Propagation delay time, high TXD to driver recessive	TCAN1164T-Q1 R _L = 60Ω, C _L = 100pF, R _{CM} = open See Figure 7-2	65	82	130	ns
t _{pLD}	Propagation delay time, low TXD to driver dominant		25	50	110	ns
t _{sk(p)}	Pulse skew (t _{pHR} - t _{pLD})		25	50		ns
t _R	Differential output signal rise time		40			ns
t _F	Differential output signal fall time		95			ns
t _{pHR}	Propagation delay time, high TXD to driver recessive	TCAN1164-Q1 R _L = 60Ω, C _L = 100pF, R _{CM} = open See Figure 7-2	20	35	70	ns
t _{pLD}	Propagation delay time, low TXD to driver dominant		15	40	70	ns
t _{sk(p)}	Pulse skew (t _{pHR} - t _{pLD})		10	20		ns
t _R	Differential output signal rise time		40			ns
t _F	Differential output signal fall time		45			ns
t _{TXD_DTO}	Dominant timeout	R _L = 60Ω, C _L = open See Figure 7-7 , TXD = 0V	1.2		3.8	ms
Receiver Switching Characteristics						
t _{pRH}	Propagation delay time, bus recessive input to high RXD	TCAN1164T-Q1 C _{L(RXD)} = 15pF See Figure 7-3	25	65	140	ns
t _{pRH}	Propagation delay time, bus recessive input to high RXD	TCAN1164-Q1 C _{L(RXD)} = 15pF See Figure 7-3	25	80	140	ns
t _{pDL}	Propagation delay time, bus dominant input to RXD low output	C _{L(RXD)} = 15pF See Figure 7-3	20	50	110	ns
t _R	Output signal rise time (RXD)	C _{L(RXD)} = 15pF See Figure 7-3		8		ns
t _F	Output signal fall time (RXD)	C _{L(RXD)} = 15pF See Figure 7-3		5		ns
nRST Characteristics						
t _{nRST}	Minimum low time for reset	Input pulse width	15			μs
t _{nRST(cold)}	Output pulse width	Cold crank	20		27	ms
t _{nRST(warm)}	Output pulse width	Warm crank	1		1.5	ms
SPI Switching Characteristics						
f _{SCK}	SCK, SPI clock frequency	Normal, standby, and silent modes		4		MHz
t _{SCK}	SCK, SPI clock period	Normal, standby, and silent modes; See Figure 7-12	250			ns
t _{RSCK}	SCK rise time	See Figure 7-11		40		ns
t _{FSCK}	SCK fall time	See Figure 7-11		40		ns
t _{SCKH}	SCK, SPI clock high	Normal, standby, and silent modes; See Figure 7-12	125			ns
t _{SCKL}	SCK, SPI clock low	Normal, standby, and silent modes; See Figure 7-12	125			ns
t _{ACC}	First read access time from chip select		50			ns



6.8 Switching Characteristics (continued)

Over recommended operating conditions with $T_J = -40^{\circ}\text{C}$ to 150°C , unless otherwise noted. All typical values are taken at 25°C , $V_{\text{SUP}} = 12\text{V}$ and $R_L = 60\Omega$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{CSS}	Chip select setup time	See Figure 7-11	100			ns
t_{CSH}	Chip select hold time	See Figure 7-11	100			ns
t_{CSD}	Chip select disable time	See Figure 7-11	50			ns
t_{SISU}	Data in setup time	Normal, standby, and silent modes; See Figure 7-11	50			ns
t_{SIH}	Data in hold time	Normal, standby, and silent modes; See Figure 7-11	50			ns
t_{SOV}	Data out valid	Normal, standby, and silent modes; See Figure 7-12			80	ns
t_{RSO}	SO rise time	See Figure 7-12			40	ns
t_{FSO}	SO fall time	See Figure 7-12			40	ns
CAN FD Timing Characteristics						
$t_{\text{BIT(BUS)}}$	Bit time on CAN bus output pins with $t_{\text{BIT(TXD)}} = 500\text{ns}$	TCAN1164-Q1 $R_L = 60\Omega$, $C_L = 100\text{pF}$ $C_{L(\text{RXD})} = 15\text{pF}$ $\Delta t_{\text{REC}} = t_{\text{BIT(RXD)}} - t_{\text{BIT(BUS)}}$ See Figure 7-6	435	530		ns
	Bit time on CAN bus output pins with $t_{\text{BIT(TXD)}} = 200\text{ns}$		155	210		ns
	Bit time on CAN bus output pins with $t_{\text{BIT(TXD)}} = 125\text{ns}$		80	140		ns
$t_{\text{BIT(BUS)}}$	Bit time on CAN bus output pins with $t_{\text{BIT(TXD)}} = 500\text{ns}$	TCAN1164T-Q1 $R_L = 60\Omega$, $C_L = 100\text{pF}$ $C_{L(\text{RXD})} = 15\text{pF}$ $\Delta t_{\text{REC}} = t_{\text{BIT(RXD)}} - t_{\text{BIT(BUS)}}$ See Figure 7-6	450	530		ns
	Bit time on CAN bus output pins with $t_{\text{BIT(TXD)}} = 200\text{ns}$		155	210		ns
$t_{\text{BIT(RXD)}}$	Bit time on RXD output pins with $t_{\text{BIT(TXD)}} = 500\text{ns}$	TCAN1164-Q1 $R_L = 60\Omega$, $C_L = 100\text{pF}$ $C_{L(\text{RXD})} = 15\text{pF}$ $\Delta t_{\text{REC}} = t_{\text{BIT(RXD)}} - t_{\text{BIT(BUS)}}$ See Figure 7-6	400	550		ns
	Bit time on RXD output pins with $t_{\text{BIT(TXD)}} = 200\text{ns}$		120	220		ns
	Bit time on RXD output pins with $t_{\text{BIT(TXD)}} = 125\text{ns}$		80	135		ns
Δt_{REC}	Receiver timing symmetry with $t_{\text{BIT(TXD)}} = 500\text{ns}$	TCAN1164-Q1 $R_L = 60\Omega$, $C_L = 100\text{pF}$ $C_{L(\text{RXD})} = 15\text{pF}$ $\Delta t_{\text{REC}} = t_{\text{BIT(RXD)}} - t_{\text{BIT(BUS)}}$ See Figure 7-6	-50	20		ns
	Receiver timing symmetry with $t_{\text{BIT(TXD)}} = 200\text{ns}$		-45	15		ns
	Receiver timing symmetry with $t_{\text{BIT(TXD)}} = 125\text{ns}$		-40	10		ns

(1) Timer is reset when the CAN bus changes states.

6.9 Typical Characteristics



7 Parameter Measurement Information




Figure 7-1. I_{SUP} Test Circuit




Figure 7-2. Driver Test Circuit and Measurement




Figure 7-3. Receiver Test Circuit and Measurement




Figure 7-4. t_{nRST} Cold Start




Figure 7-5. t_{nRST} Warm Start




Figure 7-6. Transmitter and Receiver Timing Behavior Test Circuit and Measurement




Figure 7-7. TXD Dominant Timeout Test Circuit and Measurement




Figure 7-8. Driver Short-Circuit Current Test and Measurement



Figure 7-9. t_{POWER_UP} Timing Measurement

Figure 7-10. Test Signal Definition for Bias Reaction Time Measurement




Figure 7-11. SPI AC Characteristic Write




Figure 7-12. SPI AC Characteristic Read


8 Detailed Description

8.1 Overview


The TCAN1164-Q1 is a high-speed Controller Area Network (CAN) system basis chip (SBC) that meets the physical layer requirements of the ISO 11898-2:2016 high speed CAN specification. The transceiver supports both classical CAN and CAN FD networks up to 8 megabits per second (Mbps) (TCAN1164-Q1) or 5Mbps (TCAN1164T-Q1).

The TCAN1164-Q1 supports a wide input supply range and integrates a 5V LDO output. The 5V LDO output (V_{CCOUT}) supplies the CAN transceiver voltage internally as well as additional current externally.

8.2 Functional Block Diagram



TCAN1164-Q1



TCAN1164-Q1 Diagram

8.3 Feature Description

8.3.1 V_{SUP} Pin

This pin is connected to the battery supply. It provides the supply to the internal regulators that support the digital core, the CAN transceiver, and the low power CAN receiver.

8.3.2 V_{CCOUT} Pin

An internal LDO provides power for the integrated CAN transceiver and the V_{CCOUT} output pin. The amount of current that can be delivered externally is dependent upon the CAN transceiver requirements during normal operation as well as the ambient operating temperature. When a CAN bus fault takes place that requires additional current from the LDO, the total available current to external load components may be degraded. This pin requires a 10 μ F external capacitor as close to the pin as possible.

8.3.3 Digital Inputs and Outputs

The TCAN1164-Q1 has a V_{CCOUT} supply that is used to set the digital input thresholds. The input thresholds are ratio metric to the V_{CCOUT} supply using CMOS input levels. The TXD input is biased to the V_{CCOUT} level to force a recessive input in case the pin floats. The high-level output voltage for the RXD and output pins is driven to the V_{CCOUT} level as logic-high outputs.

8.3.4 GND

GND is the ground pin and it must be connected to the PCB ground.

8.3.5 nRST Pin

The nRST is a bidirectional open drain low side driver with an integrated pull-up resistor to V_{CCOUT} . It can be pulled low by the device when placed in fail-safe mode.

During initial power-up of the device, a fail-safe mode to reset transition, or an undervoltage event will be recognized as a cold crank reset condition. The nRST pin will be held low for $t_{nRST(cold)}$ allowing the MCU and peripheral devices to power-up correctly before data transmission begins.

To enter reset mode from normal mode, or standby mode the nRST must be pulled low for a minimum of time of t_{nRST} . The TCAN1164-Q1 recognizes this and a watchdog error as a warm crank reset condition and holds the nRST pin low for $t_{nRST(warm)}$.




Figure 8-1. nRST Circuit

8.3.6 SDO

When nCS is low this pin is the SPI serial data output pin. When nCS is high, the pin will be tri-stated.

8.3.7 nCS Pin

The nCS pin is the SPI chip select pin. When pulled low and a clock is present the device can be written to or read from.

8.3.8 SCLK

The SCLK pin is the SPI clock. The clock rate should not exceed the max f_{SCK} value.

8.3.9 SDI

When nCS is low this pin is the SPI serial data input pin used for programming the device or requesting data.

8.3.10 CAN Bus Pins

These are the CAN high and CAN low, CANH and CANL, differential bus pins. These pins are connected to the CAN transceiver.

8.3.11 Local Faults

8.3.11.1 TXD Dominant Timeout (TXD DTO)

While the CAN driver is in active mode a TXD DTO circuit prevents the local node from blocking network communication in event of a hardware or software failure where TXD is held dominant longer than the time out period t_{TXD_DTO} . The TXD DTO circuit is triggered by a falling edge on TXD. If no rising edge is seen before the time out constant of the circuit, t_{TXD_DTO} , expires the CAN driver is disabled releasing the bus lines to the recessive level. This keeps the bus free for communication between other nodes on the network. The CAN driver is re-activated on the next dominant to recessive transition on the TXD terminal, thus clearing the dominant time out. The high-speed receiver and RXD terminal will reflect what is on the CAN bus during a TXD DTO fault. The TS terminal is driven low during a TXD DTO fault.




Figure 8-2. Timing Diagram for TXD DTO

The minimum dominant TXD time allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. The minimum transmitted data rate may be calculated using the minimum t_{TXD_DTO} time and the maximum number of successive dominant bits (11 bits).

$$\text{Minimum Data Rate} = 11 \text{ bits} / t_{\text{TXD_DTO}} = 11 \text{ bits} / 1.2 \text{ ms} = 9.2 \text{ kbps}$$

(1)

8.3.11.2 Thermal Shutdown (TSD)

If the junction temperature of the TCAN1164-Q1 exceeds the thermal shutdown threshold, $T_J > T_{\text{SDR}}$, the device transitions into fail-safe mode and disables the transceiver transmitter and receiver blocking transmission to and from the CAN bus. The TSD fault condition is cleared when the device junction temperature falls below the thermal shutdown temperature threshold, $T_J < T_{\text{SDF}}$. If the fault condition that caused the TSD fault is still present, the temperature may rise again and the device enters thermal shutdown again. Prolonged operation with a TSD fault conditions may affect device reliability.

8.3.11.3 Under/Over Voltage Lockout

The supply terminals implement undervoltage and over voltage detection circuitry. If an undervoltage is detected the TCAN1164-Q1 transitions into reset mode. The SBC remains in reset mode until the undervoltage event clears.

If the over voltage fault is detected, the TCAN1164-Q1 transitions into fail-safe mode. These mode changes place the device in a known state which protect the system from unintended behavior. See [Table 8-1](#)

Table 8-1. Undervoltage / Over Voltage Lockout

Fault	Mode
UV _{CCOUT}	Reset
OV _{CCOUT}	Fail-safe

8.3.11.4 Unpowered Devices

The device is designed to be a passive or no load to the CAN bus if the device is unpowered. The CANH and CANL pins have low leakage currents when the device is un-powered, so the pins present no load to the bus. This is critical if some nodes of the network are unpowered while the rest of the of network remains in operation.

The logic terminals also have low leakage currents when the device is un-powered, so the terminals do not load down other circuits which may remain powered.

8.3.11.5 Floating Terminals

The TCAN1164-Q1 has internal pull-ups and pull-downs on critical pins to ensure a known operating behavior if the pins are left floating.

The TXD pin is pulled up to V_{CCOUT} which forces a recessive level if the pin floats. This internal bias should not be relied upon by design but rather a fail-safe option. Special care needs to be taken when the device is used with a CAN controller that has open drain outputs. The device implements a weak internal pull-up resistor on the TXD pin. The CAN bit timing for CAN FD data rates will require special consideration and the pull-up strength should be considered carefully when using open drain outputs. An adequate external pull-up resistor must be used to make sure the TXD output of the CAN controller maintains adequate bit timing input to the CAN device.

Table 8-2. Terminal Fail-Safe Biasing

TERMINAL	PULL-UP or PULL-DOWN	COMMENT
TXD	Pull-up	Weakly biases TXD toward recessive to prevent bus blockage or TXD DTO triggering
nCS	Pull-up	Weakly biases nCS high to prevent un-intended SPI communication
SCLK	Pull-down	Weakly biased to ground

8.3.11.6 CAN Bus Short Circuit Current Limiting

The TCAN1164-Q1 has several protection features that limit the short circuit current during dominant and recessive when a CAN bus line is shorted. The device has TXD dominant state timeout which prevents permanently having a higher short circuit current during a dominant state fault.

During CAN communication the bus switches between the dominant and recessive states, thus the short circuit current may be viewed either as the current during each bus state or as a DC average current. The average short circuit current should be used when considering system power for the termination resistors and common mode choke. The percentage dominant is limited by the TXD dominant state timeout and CAN protocol which has forced state changes and recessive bits such as bit stuffing, control fields, and interframe space. These ensure that there is a minimum recessive time on the bus even if the data field contains a high percentage of dominant bits.

The short circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short circuit currents. The average short circuit current may be calculated using [Equation 2](#).

$$I_{OS(AVG)} = \%Transmit \times [(\%REC_Bits \times I_{OS(SS)_REC}) + (\%DOM_Bits \times I_{OS(SS)_DOM})] + [\%Receive \times I_{OS(SS)_REC}] \quad (2)$$

Where:

- $I_{OS(AVG)}$ is the average short circuit current
- $\%Transmit$ is the percentage the node is transmitting CAN messages
- $\%Receive$ is the percentage the node is receiving CAN messages
- $\%REC_Bits$ is the percentage of recessive bits in the transmitted CAN messages
- $\%DOM_Bits$ is the percentage of dominant bits in the transmitted CAN messages
- $I_{OS(SS)_REC}$ is the recessive steady state short circuit current
- $I_{OS(SS)_DOM}$ is the dominant steady state short circuit current

The short circuit current and possible fault cases of the network should be taken into consideration when sizing the power ratings of the termination resistance and other network components.

8.3.11.7 Sleep Wake Error Timer

The sleep wake error (SWE) timer, $t_{INACTIVE}$, is a timer used to determine if specific external and internal functions are working. The SWE timer starts when the device enters standby mode and only runs in standby mode. A mode transition stops the timer. If the timer times out while the device is in standby mode the WKERR interrupt bit in the INT_1 register will be set, register 8'h51[4], and the RXD pin will be pulled low to indicate an interrupt. The TCAN1164-Q1 will stay in standby mode.

8.3.12 Watchdog

The TCAN1164-Q1 has an integrated watchdog function. The TCAN1164-Q1 provides a window-based watchdog as well as selectable autonomous, time-out or question and answer (Q&A) watchdog using SPI programming. This function is default disabled. When enabled, the watchdog timer treats a mode transition as the first watchdog trigger event.

All four versions of the watchdog, autonomous, time-out, window and Q&A are available in normal and silent modes. When in standby mode the device will automatically transition to a time-out watchdog. If autonomous has been selected the transition to standby will keep the autonomous configuration.

8.3.12.1 Watchdog Error Counter

The TCAN1164-Q1 has a watchdog error counter. This counter is an up down counter that increments for every missed window or incorrect input watchdog trigger event. For every correct input trigger, the counter decrements but does not drop below zero. The default trigger for this counter is set to trigger a watchdog error event. This counter can be changed to the fifth or ninth error. The error counter can be read at register 8'h13[3:2].

8.3.12.2 Watchdog SPI Control Programming

The watchdog is configured and controlled using registers 8'h13 through 8'h15. These registers are provided in [Table 8-3](#). The TCAN1164-Q1 watchdog can be set as autonomous, time-out, window or question and answer (Q&A) watchdog by setting 8'h13[7:6] to the method of choice. The time-out and window watchdog timer is based upon registers 8'h13[5:4] WD prescaler and 8'h14[7:5] WD timer and is in ms. See [Table 8-3](#) for the achievable times. If using smaller time windows, it is suggested to use the time-out version of the watchdog. This is for times between 4ms and 64ms.

Table 8-3. Watchdog Window and Time-out Timer Configuration (ms)

WD_TIMER (ms)	8'h13[5:4] WD_PRE			
8'h14[7:5]	00	01	10	11
000	4	8	12	16
001	32	64	96	128
010	128	256	384	512
011	256	384	512	768
100	512	1024	1536	2048
101	2048	4096	6144	8192
110	10240	20240	RSVD	RSVD
1111	RSVD	RSVD	RSVD	RSVD

Note

If timing parameters are changed while the watchdog is running, the WD stops until after the first input trigger event after the new parameters have been programmed at which time it runs based upon the new timing parameters.

8.3.12.3 Watchdog Timing

The device provides four methods for setting up the watchdog. If more frequent, < 64ms, input trigger events are desired it is suggested to use the Time-out timer as this is an event within the time event and not specific to an open window.

Autonomous watchdog is a type of time-out watchdog. The difference from time-out is when it is enabled. In Standby (RXD=High, so no wake event), a wake event impacts the autonomous behavior. The wake event in standby mode is treated as a watchdog trigger event. Clearing the wake event in Standby will both disable the Watchdog and set RXD=H. If another wake event takes place while the device is still in standby mode, it will be treated as a WD trigger event. Regular time-out watchdog (or any other watchdog) requires a mode transition to start the timer. Only Autonomous can do a trigger based on a Wake event. In Normal mode, Autonomous works like a time-out (always enabled).

When using the window watchdog, it is important to understand the closed and open window aspects. The device is set up with a 50%/50% open and closed window and is based on an internal oscillator with a $\pm 10\%$ accuracy range. To determine when to provide the input trigger, this variance needs to be taken into account. Using the 60ms nominal total window provides a closed and open window that are each 30ms. Taking the $\pm 10\%$ internal oscillator into account means the total window could be 54ms, t_{WINDOW} MIN or 66ms, t_{WINDOW} MAX. The closed and open window would then be 27ms, T_{WDOUT} MIN, or 33ms, T_{WDOUT} MIN. From the 54ms total window and 33ms closed window the total open window is 21ms. The trigger event needs to happen at the 43.5ms ± 10.5 ms, safe trigger area. The same method is used for the other window values. [Figure 8-3](#) provides the above information graphically. Once the WD trigger is written, the current Window is terminated and a new Closed Window is started.




Figure 8-3. Window Watchdog Timing Diagram

8.3.12.4 Question and Answer Watchdog

The TCAN1164-Q1 has a watchdog timer that supports the window watchdog as well as the Q&A watchdog.

[Section 8.3.12.5](#) explains the WD initialization events.


8.3.12.4.1 WD Question and Answer Basic information

A Question and Answer (Q&A) watchdog is a type of watchdog where instead of simply resetting the watchdog via a SPI write or a pin toggle, the MCU reads a 'question' from the TCAN1164-Q1 do math based on the question and then write the computed answers back to the TCAN1164-Q1. The correct answer is a four-byte response. Each byte must be written in order and with the correct timing to have a correct answer.

There are two watchdog windows; referred to as WD Response window #1 and WD Response window #2 ([Figure 8-4](#) WD QA Windows as example). The size of each window will be 50% of the total watchdog time, which is selected from the WD_TIMER and WD_PRE register bits.

Each watchdog question and answer is a full watchdog cycle. The general process is the MCU reads the question, when the question is read, the timer starts. The CPU must perform a mathematical function on the question, resulting in four bytes of answers. Three of the four answer bytes must be written to the answer register within the first window, in correct order. The last answer must be written to the answer register after the first response window, inside of WD Response Window #2. If all four answer bytes were correct and in the correct order, then the response is considered good and a new question is generated, starting the cycle over again. Once the fourth answer is written into WD Response Window #2, that window is terminated and a new WD Response Window #1 is started.

If anything is incorrect or missed, the response is considered bad and the watchdog question will NOT change. In addition, an error counter is incremented. Once this error counter hits a threshold (defined in the WD_ERR_CNT register field), the watchdog failure action will be performed. Examples of actions are an interrupt, or reset toggle, and so on.



- A. The MCU is not required to request the WD question. The MCU can start with correct answers, WD_ANSWER_RESP_x bytes anywhere within RESPONSE WINDOW 1. The new WD question is always generated within one system clock cycle after the final WD_ANSWER_RESP_0 answer during the previous WD Q&A sequence run.
- B. The MCU can schedule other SPI commands between the WD_ANSWER_RESPx responses (even a command requesting the WD question) without any impact to the WD function as long as the WD_ANSWER_RESP [3:1] bytes are provided within the RESPONSE WINDOW 1 and WD_ANSWER_RESP_0 is provided within the RESPONSE WINDOW 2.

Figure 8-4. WD Q&A Sequence Run for WD Q&A Multi-Answer Mode

8.3.12.4.2 Question and Answer Register and Settings

There are several registers used to configure the watchdog registers, [Table 8-4](#).

Table 8-4. List of Watchdog Related Registers

Register Address	Register Name	Description
0x13	WD_CONFIG_1	Watchdog configuration and action in event of a failure
0x14	WD_CONFIG_2	Sets the time of the window, and shows current error counter value
0x15	WD_INPUT_TRIG	Register to reset or start the watchdog
0x16	WD_RST_PULSE	Reset pulse width in event of watchdog failure
0x2D	WD_QA_CONFIG	Configuration related to the QA configuration
0x2E	WD_QA_ANSWER	Register for writing the calculated answers
0x2F	WD_QA_QUESTION	Reading the current QA question

The WD_CONFIG_1 and WD_CONFIG_2 registers mainly deal with setting up the watchdog window time length. Refer to [Table 8-3](#) to see the options for window sizes, and the required values for the WD_TIMER values and WD_PRE values. Take note that each of the 2 response windows are half of the selected value. Due to the need for several bytes of SPI to be used for each watchdog QA event, it is recommended that windows greater than 64ms be used when using the QA watchdog functionality.

There are also different actions that can be performed when the watchdog error counter hits the error counter threshold.


8.3.12.4.3 WD Question and Answer Value Generation

The 4-bit WD question, WD_QA_QUESTION[3:0], is generated by 4-bit Markov chain process. A Markov chain is a stochastic process with Markov property, which means that state changes are probabilistic, and the future state depends only on the current state. The valid and complete WD answer sequence for each WD Q&A mode is as follows:

- For WD Q&A multi-answer:
 1. Three correct SPI WD answers are received during RESPONSE WINDOW 1.
 2. One correct SPI WD answer is received during RESPONSE WINDOW 2.
 3. In addition to the previously listed timing, the sequence of four responses shall be correct.

The WD question value is latched in the WD_QUESTION[3:0] bits of the WD_QA_QUESTION register and can be read out at any time.

The Markov chain process is clocked by the 4-bit Question counter at the transition from b1111 to b0000. This includes the condition of a correct answer (correct answer value and correct timing response). The logic combination of the 4-bit questions WD_QUESTION [3:0] generation is given in [Figure 8-5](#).



A. If the current y value is 0000, the next y value is 0001. The next watchdog question generation process starts from that value.

Figure 8-5. Watchdog Question Generation

Table 8-5 contains the answers for each question, as long as the question polynomial and answer generation configuration are both at the default values.

Table 8-5. Example answers to questions with default settings

QUESTION IN WD_QUESTION_VALUE REGISTER	WD ANSWER BYTES (EACH BYTE TO BE WRITTEN INTO WD_QA_ANSWER REGISTER)			
	WD_ANSWER_RESP_3	WD_ANSWER_RESP_2	WD_ANSWER_RESP_1	WD_ANSWER_RESP_0
WD_QUESTION	WD_ANSW_CNT 2'b11	WD_ANSW_CNT 2'b10	WD_ANSW_CNT 2'b01	WD_ANSW_CNT 2'b00
0x0	FF	0F	F0	00
0x1	B0	40	BF	4F
0x2	E9	19	E6	16
0x3	A6	56	A9	59
0x4	75	85	7A	8A
0x5	3A	CA	35	C5
0x6	63	93	6C	9C
0x7	2C	DC	23	D3
0x8	D2	22	DD	2D
0x9	9D	6D	92	62
0xA	C4	34	CB	3B
0xB	8B	7B	84	74
0xC	58	A8	57	A7
0xD	17	E7	18	E8
0xE	4E	BE	41	B1
0xF	01	F1	0E	FE




Figure 8-6. WD Expected Answer Generation

Table 8-6. Correct and Incorrect WD Q&A Sequence Run Scenarios for WD Q&A Multi-Answer Mode (WD_CFG = 0b)

NUMBER OF WD ANSWERS		ACTION	WD STATUS BITS IN WD_QA_QUESTION REGISTER		COMMENTS
RESPONSE WINDOW 1	RESPONSE WINDOW 2		QA_ANSW_ERR	WD_ERR ⁽¹⁾	
0 answer	0 answer	-New WD cycle starts after the end of RESPONSE WINDOW 2 -Increment WD failure counter -New WD cycle starts with the same WD question	0b	1b	No answers
0 answer	4 INCORRECT answer	-New WD cycle starts after the 4th WD answer -Increment WD failure counter -New WD cycle starts with the same WD question	1b	1b	Total WD_ANSW_CNT[1:0] = 4
0 answer	4 CORRECT answer	-New WD cycle starts after the 4th WD answer -Increment WD failure counter -New WD cycle starts with the same WD question	0b	1b	Total WD_ANSW_CNT[1:0] = 4
0 answer	1 CORRECT answer	-New WD cycle starts after the end of RESPONSE WINDOW 2 -Increment WD failure counter -New WD cycle starts with the same WD question	0b	1b	Less than 3 CORRECT ANSWER in RESPONSE WINDOW 1 and 1 CORRECT ANSWER in RESPONSE WINDOW 2 (Total WD_ANSW_CNT[1:0] < 4)
1 CORRECT answer	1 CORRECT answer				
2 CORRECT answer	1 CORRECT answer				
0 answer	1 INCORRECT answer	-New WD cycle starts after the end of RESPONSE WINDOW 2 -Increment WD failure counter -New WD cycle starts with the same WD question	1b	1b	Less than 3 CORRECT ANSWER in RESPONSE WINDOW 1 and 1 INCORRECT ANSWER in RESPONSE WINDOW 2 (Total WD_ANSW_CNT[1:0] < 4)
1 CORRECT answer	1 INCORRECT answer				
2 CORRECT answer	1 INCORRECT answer				
0 answer	4 CORRECT answer	-New WD cycle starts after the 4th WD answer -Increment WD failure counter -New WD cycle starts with the same WD question	0b	1b	Less than 3 CORRECT ANSWER in WIN1 and more than 1 CORRECT ANSWER in RESPONSE WINDOW 2 (Total WD_ANSW_CNT[1:0] = 4)
1 CORRECT answer	3 CORRECT answer				
2 CORRECT answer	2 CORRECT answer				
0 answer	4 INCORRECT answer	-New WD cycle starts after the 4th WD answer -Increment WD failure counter -New WD cycle starts with the same WD question	1b	1b	Less than 3 CORRECT ANSWER in RESPONSE WINDOW 1 and more than 1 INCORRECT ANSWER in RESPONSE WINDOW 2 (Total WD_ANSW_CNT[1:0] = 4)
1 CORRECT answer	3 INCORRECT answer				
2 CORRECT answer	2 INCORRECT answer				
0 answer	3 CORRECT answer	-New WD cycle starts after the end of RESPONSE WINDOW 2 -Increment WD failure counter -New WD cycle starts with the same WD question	0b	1b	Less than 3 INCORRECT ANSWER in RESPONSE WINDOW 1 and more than 1 CORRECT ANSWER in RESPONSE WINDOW 2 (Total WD_ANSW_CNT[1:0] < 4)
1 INCORRECT answer	2 CORRECT answer	-New WD cycle starts after the end of RESPONSE WINDOW 2 -Increment WD failure counter -New WD cycle starts with the same WD question	1b	1b	
2 INCORRECT answer	1 CORRECT answer	-New WD cycle starts after the end of RESPONSE WINDOW 2 -Increment WD failure counter -New WD cycle starts with the same WD question	1b	1b	
0 answer	3 INCORRECT answer	-New WD cycle starts after the end of RESPONSE WINDOW 2 -Increment WD failure counter -New WD cycle starts with the same WD question	1b	1b	Less than 3 INCORRECT ANSWER in RESPONSE WINDOW 1 and more than 1 INCORRECT ANSWER in RESPONSE WINDOW 2 (Total WD_ANSW_CNT[1:0] < 4)
1 INCORRECT answer	2 INCORRECT answer				
2 INCORRECT answer	1 INCORRECT answer				
0 answer	4 CORRECT answer	-New WD cycle starts after the 4th WD answer -Increment WD failure counter -New WD cycle starts with the same WD question	0b	1b	Less than 3 INCORRECT ANSWER in RESPONSE WINDOW 1 and more than 1 CORRECT ANSWER in RESPONSE WINDOW 2 (Total WD_ANSW_CNT[1:0] = 4)
1 INCORRECT answer	3 CORRECT answer		1b	1b	
2 INCORRECT answer	2 CORRECT answer		1b	1b	
0 answer	4 INCORRECT answer	-New WD cycle starts after the 4th WD answer -Increment WD failure counter -New WD cycle starts with the same WD question	1b	1b	Less than 3 INCORRECT ANSWER in RESPONSE WINDOW 1 and more than 1 INCORRECT ANSWER in RESPONSE WINDOW 2 (Total WD_ANSW_CNT[1:0] = 4)
1 INCORRECT answer	3 INCORRECT answer				
2 INCORRECT answer	2 INCORRECT answer				
3 CORRECT answer	0 answer	-New WD cycle starts after the end of RESPONSE WINDOW 2 -Increment WD failure counter -New WD cycle starts with the same WD Question	0b	1b	Less than 4 CORRECT ANSW in RESPONSE WINDOW 1 and more than 0 ANSWER in RESPONSE WINDOW 2 (Total WD_ANSW_CNT[1:0] < 4)
2 CORRECT answer	0 answer		0b	1b	
1 CORRECT answer	0 answer		0b	1b	
3 CORRECT answer	1 CORRECT answer	-New WD cycle starts after the 4th WD answer -Decrement WD failure counter -New WD cycle starts with a new WD question	0b	0b	CORRECT SEQUENCE

Table 8-6. Correct and Incorrect WD Q&A Sequence Run Scenarios for WD Q&A Multi-Answer Mode (WD_CFG = 0b) (continued)

NUMBER OF WD ANSWERS		ACTION	WD STATUS BITS IN WD_QA_QUESTION REGISTER		COMMENTS
RESPONSE WINDOW 1	RESPONSE WINDOW 2		QA_ANSW_ERR	WD_ERR ⁽¹⁾	
3 CORRECT answer	1 INCORRECT answer	-New WD cycle starts after the 4th WD answer -Increment WD failure counter -New WD cycle starts with the same WD question	1b	1b	Total WD_ANSW_CNT[1:0] = 4
3 INCORRECT answer	0 answer	-New WD cycle starts after the end of RESPONSE WINDOW 2 -Increment WD failure counter -New WD cycle starts with the same WD question	1b	1b	Total WD_ANSW_CNT[1:0] < 4
3 INCORRECT answer	1 CORRECT answer	-New WD cycle starts after the 4th WD answer -Increment WD failure counter -New WD cycle starts with the same WD question	1b	1b	Total WD_ANSW_CNT[1:0] = 4
3 INCORRECT answer	1 INCORRECT answer	-New WD cycle starts after the 4th WD answer -Increment WD failure counter -New WD cycle starts with the same WD question	1b	1b	Total WD_ANSW_CNT[1:0] = 4
4 CORRECT answer	Not applicable	-New WD cycle starts after the 4th WD answer -Increment WD failure counter -New WD cycle starts with the same WD question	0b	1b	
3 CORRECT answer + 1 INCORRECT answer	Not applicable	-New WD cycle starts after the 4th WD answer -Increment WD failure counter -New WD cycle starts with the same WD question	1b	1b	4 CORRECT or INCORRECT ANSWER in RESPONSE WINDOW 1
2 CORRECT answer + 2 INCORRECT answer	Not applicable				
1 CORRECT answer + 3 INCORRECT answer	Not applicable				

(1) WD_ERR is the logical OR of all WD errors.

8.3.12.5 Question and Answer WD Example

For this example, we'll walk through a single sequence with the following configuration settings, [Table 8-7](#).

Table 8-7. Example Configuration Settings

Item	Value	Description
Watchdog window size	1024ms	Window size of 1024ms
Answer Generation Option	0 (default)	Answer generation configuration
Question Polynomial	0 (default)	Polynomial used to generate the question
Question polynomial seed	9 (default)	Polynomial seed used to generate questions
WD Error Counter Limit	15	On the 15th fail event, do the watchdog action

8.3.12.5.1 Example configuration for desired behavior

[Table 8-8](#) register writes will configure the part for the example behavior specified above. Most of the settings are power on defaults.

Table 8-8. Example Register Configuration Writes

Step	Register	Data
1	WD_CONFIG_1 (0x13)	[W] 0b11011101 / 0xDD
2	WD_CONFIG_2 (0x14)	[W] 0b10000000 / 0x80
3	WD_QA_CONFIG (0x2D)	[W] 0b00001010 / 0x0A

8.3.12.5.2 Example of performing a question and answer sequence

The normal sequence summary is as follows:

1. Read the question
2. Calculate the four answer bytes
3. Send three of them within the first response window
4. Wait and send the last byte in the second response window

See [Table 8-9](#) for an example of the first loop sequence.

Table 8-9. Example First Loop

Step	Register	Data	Description
1	WD_INPUT_TRIG (0x15)	[W] 0xFF	Start the watchdog (since it isn't started yet), also keep a timer internally to flag when response window 1 ends and window 2 starts.
2	WD_QA_QUESTION (0x2F)	[R] 0x3C	Read the question. Question is 0x3C
3	WD_QA_ANSWER (0x2E)	[W] 0x58	Write answer 3 (See Table 8-5 example answers to questions with default settings to see answers)
4	WD_QA_ANSWER (0x2E)	[W] 0xA8	Write answer 2
5	WD_QA_ANSWER (0x2E)	[W] 0x57	Write answer 1
6	WD_QA_ANSWER (0x2E)	[W] 0xA7	Write answer 0 once window 2 has started

At this point, you can read the WD_QA_QUESTION (0x2F) register to see if the error counter has increased or if QA ERROR is set.

8.3.13 Bus Fault Detection and Communication

The TCAN1164-Q1 provides advanced bus fault detection. TCAN1164-Q1 is used for illustration purposes. The device can determine certain fault conditions and set a status/interrupt flag so the MCU can understand the fault. Detection takes place and is recorded if the fault is present during four dominant to recessive transitions with

each dominant bit being $\geq 2\mu\text{s}$. As with any bus architecture where termination resistors are at each end, not every fault can be specified to the lowest level, meaning exact location. The fault detection circuitry is monitoring the CANH and CANL pins (currents) to determine if there is a short to battery, short to ground, short to each other or opens. From a system perspective, the location of the device can impact what fault can be detected. See Figure 8-7 as an example of node locations and how they can impact the ability to determine the actual fault location. Figure 8-8 through Figure 8-12 show the various bus faults based upon the three-node configuration. Table 8-10 shows what can be detected and by which device.

Bus fault detection is a system-level situation. If the fault is occurring at the ECU, then the general communication of the bus is compromised. For complete coverage of a node, a system level diagnostic step for each node and the ability to communicate this back to a central point is needed.





Figure 8-7. Three Node Example



- Fault 2 is any case where no termination is seen

Figure 8-8. Fault 2 Examples




Figure 8-9. Fault 3 and 4 Examples




Figure 8-10. Fault 5 and 6 Examples




Figure 8-11. Fault 7, 8 and 9 Examples




Figure 8-12. Fault 10 and 11 Examples

Table 8-10. Bus Fault Pin State and Detection Table

Fault #	CANH	CANL	Fault Detected
1	Reserved	Reserved	Reserved
2	Open	Open	Depending upon open location the device detects this as no termination.
3	Open	Normal	Yes but cannot tell the difference between it and Fault 2 and 4; Device 2 and Device 3 does not see this fault
4	Normal	Open	Yes but cannot tell the difference between it and Fault 2 and 3; Device 2 and Device 3 does not see this fault
5	Shorted to CANL	Shorted to CANH	Yes but not location
6	Shorted to V _{bat}	Normal	Yes but not location
7	Shorted to GND	Normal	Yes but cannot tell the difference between this and Fault 10
8	Normal	Shorted to V _{bat}	Yes but cannot tell the difference between this and Fault 11
9	Normal	Shorted to GND	Yes but not location
10	Shorted to GND	Shorted to GND	Yes but cannot tell the difference between this and Fault 7

Table 8-10. Bus Fault Pin State and Detection Table (continued)

Fault #	CANH	CANL	Fault Detected
11	Shorted to V _{bat}	Shorted to V _{bat}	Yes but cannot tell the difference between this and Fault 8

Table 8-11. Bus Fault Interrupt Flags Mapping to Fault Detection Number

Address	BIT(S)	DEFAULT	FLAG	DESCRIPTION	FAULT DETECTED	ACCESS
8'h54	7	1'b0	RSVD	Reserved		
	6	1'b0	RSVD			
	5	1'b0	CANHCANL	CANH and CANL Shorted Together	Fault 5	R/WC
	4	1'b0	CANHBAT	CANH Shorted to V _{bat}	Fault 6	R/WC
	3	1'b0	CANLGND	CANL Shorted to GND	Fault 9	R/WC
	2	1'b0	CANBUSOPEN	CAN Bus Open (One of three possible places)	Faults 2, 3 and 4	R/WC
	1	1'b0	CANBUSGND	CANH Shorted to GND or Both CANH & CANL Shorted to GND	Faults 7 and 10	R/WC
	0	1'b0	CANBUSBAT	CANL Shorted to Vbat or Both CANH & CANL Shorted to Vbat	Faults 8 and 11	R/WC

8.4 Device Functional Modes




Figure 8-13. TCAN1164 State Machine

Table 8-12. TCAN1164 Mode Overview

Block	Power Off	Reset	Fail-safe	Normal	Standby	Silent
V _{CCOUT}	Off	On	Off	On	On	On
Low Power CAN RX	Off	Off	Fault determines	Off	Active	Off
CAN Transmitter	Off	CAN Autonomous	Off	CAN Active	CAN Autonomous	Off
CAN Receiver	Off	CAN Autonomous	Off	CAN Active	CAN Autonomous	Active
RXD	High impedance	V _{CCOUT}	V _{CCOUT}	Mirrors Bus State	Entrance Dependent	Mirrors Bus State
Watchdog	Off	Off	Off	Active	Active	Active
SPI	Disabled	Disabled	Fault determines	Active	Active	Active

8.4.1 Operating Mode Description

8.4.1.1 Normal Mode

This is the normal operating mode of the device. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The driver is translating a digital input on TXD to a differential output on CANH and CANL. The receiver is translating the differential signal from CANH and CANL to a digital output on RXD. The $t_{INACTIVE}$ timer is not active in normal mode.

8.4.1.2 Silent Mode

Silent mode is commonly referred to as listen only and receive only mode. In this mode, the CAN driver is disabled but the receiver is fully operational and CAN communication is unidirectional into the device. The receiver is translating the differential signal from CANH and CANL to a digital output on the RXD terminal.

Silent mode is similar to normal mode, except that TXD is ignored. RXD works just the same as normal mode.

8.4.1.3 Standby Mode

The RXD output pin is asserted low while in standby mode if a wake event or a fault is detected. Note that a POR counts as a wake event and will also cause RXD to latch low.

In standby mode a fail-safe timer, $t_{INACTIVE}$, is enabled. The $t_{INACTIVE}$ timer adds an additional layer of protection by requiring the system controller to configure the TCAN1164-Q1 to normal mode before the timer expires. This feature forces the TCAN1164-Q1 to transition to its lowest power mode, standby mode with a SWE interrupt flag set, if the processor does not come up properly.

8.4.1.3.1 Wake-Up Pattern (WUP) Detection in Standby Mode

The TCAN1164-Q1 is capable of detecting a wake-up pattern (WUP), even while in standby mode.

The wake-up pattern (WUP) consists of a filtered dominant bus, then a filtered recessive bus time followed by a second filtered bus time. The first filtered dominant initiates the WUP and the bus monitor is now waiting on a filtered recessive, other bus traffic do not reset the bus monitor. Once a filtered recessive is received, the bus monitor is now waiting on a filtered dominant. The other bus traffic do not reset the bus monitor. Immediately upon receiving of the second filtered dominant, the bus monitor recognizes the WUP and drives the RXD terminal low.

The WUP consists of:

- A filtered dominant bus of at least t_{WK_FILTER} followed by
- A filtered recessive bus time of at least t_{WK_FILTER} followed by
- A second filtered dominant bus time of at least t_{WK_FILTER}

For a dominant or recessive to be considered “filtered”, the bus must be in that state for more than t_{WK_FILTER} time. Due to variability in the t_{WK_FILTER} the following scenarios are applicable. Bus state times less than $t_{WK_FILTER(MIN)}$ are never detected as part of a WUP, and thus no wake request is generated. Bus state times between $t_{WK_FILTER(MIN)}$ and $t_{WK_FILTER(MAX)}$ may be detected as part of a WUP, and a wake request may be generated. Bus state times more than $t_{WK_FILTER(MAX)}$ are always detected as part of a WUP, and thus a wake request is generated. See [Figure 8-14](#) for the timing diagram of the WUP.

The pattern and t_{WK_FILTER} time used for the WUP and wake request prevents noise and bus stuck dominant faults from causing false wake requests while allowing any CAN or CAN FD message to initiate a wake request.

ISO11898-2:2016 has two sets of times for a short and long wake-up filter times. The t_{WK_FILTER} timing for the TCAN1164-Q1 has been picked to be within the min and max values of both filter ranges. This timing has been chosen such that a single bit time at 500kbps, or two back to back bit times at 1Mbps triggers the filter in either bus state.

For an additional layer of robustness and to prevent false wake-ups, the device implements the $t_{WK_TIMEOUT}$ timer. For a remote wake-up event to successfully occur, the entire wake-up pattern must be received within the timeout value. If a the full wake-up pattern is not received before the $t_{WK_TIMEOUT}$ expires, then the internal logic is reset. The full pattern must then be transmitted again within the $t_{WK_TIMEOUT}$ window.




Figure 8-14. Wake-Up Pattern (WUP)

8.4.1.4 Reset Mode

Reset mode is a low power mode of the TCAN1164-Q1 where the nRST pin is asserted low allowing the controller to power up correctly. In this state, the CAN transmitter and receiver are off, the bus pins are biased to ground, and the transceiver cannot send or receive data.

While in reset mode, the receiver actively monitors the CAN bus for a valid wake-up pattern. If a valid wake-up pattern is received, the CAN bus pins transition to the CAN autonomous active state where CANH and CANL are internally biased to 2.5V from the V_{SUP} power rail. The reception of a valid wake-up pattern generates a wake-up request by the CAN transceiver that is output to the RXD pin.

The TCAN1164-Q1 enters reset mode due to following conditions:

- Power-on
- nRST pulled low externally

The TCAN1164-Q1 enters reset mode upon clearing any of the following fault conditions and leaving fail-safe mode:

- $T_J < T_{SDF}$
- Over voltage event

8.4.1.5 Fail-safe Mode

Fail-safe mode is a low power mode in which the TCAN1164-Q1 is in a protected state. While in fail-safe mode the internal regulator (V_{CCOUT}) is off, the reset pin is low, and the CAN transmitter and receiver are off.

Fail-safe mode is entered if:

- $T_J > T_{SDR}$
- $V_{CCOUT} > OV_{CCOUTR}$

Fail-safe mode is exited if all of the following criteria are met:

- $T_J < T_{SDF}$
- $V_{CCOUT} < OV_{CCOUTF}$
- A valid wake-up event exists

If the fault condition is not cleared within $t_{INACTIVE}$, then the device sets the SWE interrupt, but remains in standby mode.


8.4.2 CAN Transceiver

8.4.2.1 CAN Transceiver Operation

The TCAN1164-Q1 CAN transceiver has three modes of operation; CAN active, CAN autonomous active, and CAN autonomous inactive.

8.4.2.2 CAN Transceiver Modes

The TCAN1164-Q1 supports the ISO 11898-2:2016 CAN physical layer standard autonomous bus biasing scheme. Autonomous bus biasing enables the transceiver to switch between CAN active, CAN autonomous active, and CAN autonomous inactive which helps to reduce RF emissions.



¹ Wake-up inactive in normal mode

² CAN transmitter is on in normal mode. It is off in silent mode.

Figure 8-15. TCAN1164 CAN Transceiver State Machine

8.4.2.2.1 CAN Off Mode

In CAN off mode, the CAN transceiver is switched off and the CAN bus lines are truly floating. In this mode, the device presents no load to the CAN bus while preventing reverse currents from flowing into the device if the battery or ground connection is lost.

The CAN off state is entered if:

- $T_J > T_{SDR}$
- $V_{SUP} < UV_{SUPF}$

The CAN transceiver switches between the CAN off state and CAN autonomous inactive mode if:

- $V_{SUP} > UV_{SUPR}$
- $T_J < T_{SDF}$

8.4.2.2.2 CAN Autonomous: Inactive and Active

When the CAN transceiver is in standby mode the CAN bias circuit is switched off and the transceiver moves to the autonomous inactive state. In the autonomous inactive state the CAN pins are biased to GND. When a valid wake-up event occurs the CAN bus is biased to 2.5V. If the controller does not transition the TCAN1164-Q1 into normal mode before the $t_{SILENCE}$ timer expires, then the CAN biasing circuit is again switched off and the CAN pins are biased to ground.

The CAN transceiver switches to the CAN autonomous mode if any of the following conditions are met:

- The TCAN1164-Q1 transitions from CAN off mode to CAN autonomous inactive

The CAN transceiver switches between the CAN autonomous inactive mode and CAN autonomous active mode if:

- A valid wake-up event
- The TCAN1164-Q1 transitions to normal mode and no undervoltage faults exist.

The CAN transceiver switches between the CAN autonomous active mode and CAN autonomous inactive mode if:

- $t > t_{SILENCE}$ and the TCAN1164-Q1 transitions to standby mode, or fail-safe mode.

TCAN1164-Q1

SLLSFE3A – DECEMBER 2021 – REVISED MARCH 2026

8.4.2.2.3 CAN Active

When the TCAN1164-Q1 is in normal mode the CAN transceiver is in active mode. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The CAN bias voltage in CAN active mode is derived from:

- V_{CCOUT}

The CAN transceiver switches between the CAN autonomous inactive or active mode and CAN active mode if:

- The TCAN1164-Q1 transitions to normal mode and no undervoltage faults exist.

The CAN transceiver blocks its transmitter and receiver after entering CAN active mode if the TXD pin is asserted low before leaving standby mode. This prevents disruptions to CAN bus in the event that the TXD pin has a TXD DTO fault.

When the TCAN1164-Q1 is in silent mode the CAN driver is disabled, but the receiver is fully operational. The CAN bias voltage is derived from the same CAN active mode.

8.4.2.3 Driver and Receiver Function Tables

Table 8-13. Driver Function Table

DEVICE MODE	TXD INPUTS ⁽¹⁾	BUS OUTPUTS		DRIVEN BUS STATE ⁽²⁾
		CANH	CANL	
Normal	Low	High	Low	Dominant
	High or Open	High impedance	High impedance	Biased to $V_{CCOUT}/2$
Silent	x	High impedance	High impedance	Biased to $V_{CCOUT}/2$
Standby	x	High impedance	High impedance	Biased to GND

(1) x = irrelevant

(2) For bus states and typical bus voltages see [Figure 8-16](#)

Table 8-14. Receiver Function Table

DEVICE MODE	CAN DIFFERENTIAL INPUTS $V_{ID} = V_{CANH} - V_{CANL}$	BUS STATE	RXD TERMINAL
Normal/Silent	$V_{ID} \geq 0.9V$	Dominant	Low
	$0.5V < V_{ID} < 0.9V$	Indeterminate	Indeterminate
	$V_{ID} \leq 0.5V$	Recessive	High
	Open ($V_{ID} \approx 0V$)	Open	High
Standby	$V_{ID} \geq 1.15V$	Dominant	High Low if wake-up event persists
	$0.5V < V_{ID} < 1.15V$	Indeterminate	
	$V_{ID} \leq 0.4V$	Recessive	
	Open ($V_{ID} \approx 0V$)	Open	

8.4.2.4 CAN Bus States

The CAN bus has two logical states during operation: recessive and dominant. See [Figure 8-16](#).

A dominant bus state occurs when the bus is driven differentially and corresponds to a logic low on the TXD and RXD pins. A recessive bus state occurs when the bus is biased to one half of the CAN transceiver supply voltage via the high resistance internal input resistors (R_{IN}) of the receiver and corresponds to a logic high on the TXD and RXD pins.

A dominant state overwrites the recessive state during arbitration. Multiple CAN nodes may be transmitting a dominant bit at the same time during arbitration, and in this case the differential voltage of the CAN bus will be greater than the differential voltage of a single CAN driver. The TCAN1164-Q1 CAN transceiver implements low-power standby modes which enables a third bus state where the bus pins are biased to ground via the high resistance internal resistors of the receiver.




Figure 8-16. Bus States

8.5 Programming

8.5.1 Serial Peripheral Interface (SPI) Communication

The SPI communication uses a standard SPI interface. Physically the digital interface pins are nCS (Chip Select Not), SDI (Serial Data In), SDO (Serial Data Out) and SCLK (Serial Clock). Each SPI transaction is a 16, 24 or 32 bits containing an address and read/write command byte followed by one to three data bytes. The data shifted out on the SDO pin for the transaction always starts with the Global Status Register (byte). This register provides the high-level status information about the device status. The two data bytes which are the 'response' to the command byte are shifted out next. Data bytes shifted out during a write command is content of the registers prior to the new data being written and updating the registers. Data bytes shifted out during a read command are the content of the registers and the registers is not updated.

The SPI data input data on SDI is sampled on the low to high edge of the clock (SCLK). The SPI output data on SDO is changed on the high to low edge of the clock (SCLK).

8.5.2 Serial Clock Input (SCLK)

This input pin is used to input the clock for the SPI to synchronize the input and output serial data bit streams. The SPI data input, SDI, is sampled on the falling edge of SPI clock and the SPI data output, SDO, is changed on the falling edge of the SPI clock. See [Figure 8-17](#)




Figure 8-17. SPI Clocking

8.5.3 Serial Data Input (SDI)

The SDI pin is used to let the device know which register address is being read from or written to. During a write, the number of clock cycles determines how many data bytes up to three are loaded into sequential addresses. The minimum number of clock cycles for a write is 16 supporting the initial address and write command followed by one byte of data as seen in Figure 8-18. The TCAN1164-Q1 supports burst read and write. Figure 8-19 shows an example of a 32-bit write which includes the initial 7-bit address, write bit and three data bytes. This all requires 32 clock cycles. Once the SPI is enabled by a low on nCS, the SDI samples the input data on each rising edge of the SPI clock (SCLK). The data is shifted into an appropriate sized shift register and after the correct number of clock cycles the shift register is full and the SPI transaction is complete. For a write command code, the new data is written into the addressed register only after the exact number of clock cycles have been shifted in by SCLK and the nCS has a rising edge to deselect the device. For a burst write, if there are 31 clock cycles of SCLK (1 clock cycle less than the full 3 byte write), the third byte write does not happen while the first two bytes write are executed. If the correct number of clock cycles and data are not shifted in during one SPI transaction (nCS low), the SPIERR flag is set.




Figure 8-18. SPI Write




Figure 8-19. 32-bit SPI Burst Write

8.5.4 Serial Data Output (SDO)

This pin is high impedance until the SPI output is enabled via nCS. Once the SPI is enabled by a low on nCS, the SDO is immediately driven high or low showing the global interrupt register 8'h50, bit 7. The Global Interrupt register, INT_GLOBAL, is the first byte to be shifted out. The SDO pin provides data out from the device to the processor. For a write command, this is the only data that is provided on the SDO pin. For a read command one to three bytes of data from successive address will be provided on the SDO line. Figure 8-20 and Figure 8-21 shows examples of a single address read and of a three sequential address read utilizing the 32-bit burst read. The 32-bit burst read shows the global interrupt register followed by the three requested data bytes.

Note

If a read happens faster than 2µs after a write, the global fault flag status may not reflect any status change that the write may have initiated.




Figure 8-20. SPI Read




Figure 8-21. 32-bit SPI Burst Read

8.5.5 Chip Select Not (**nCS**)

This input pin is used to select the device for a SPI transaction. The pin is active low, so while **nCS** is high the Serial Data Output (**SDO**) pin of the device is high impedance allowing an SPI bus to be designed. When **nCS** is low the **SDO** driver is activated and communication may be started. The **nCS** pin is held low for a SPI transaction. A special feature on this device allows the **SDO** pin to immediately show the Global Fault Flag on a falling edge of **nCS**.

8.5.6 Registers

[Device Registers](#) lists the memory-mapped registers for the Device registers. All register offset addresses not listed in [Device Registers](#) should be considered as reserved locations and the register contents should not be modified.

Table 8-15. Device Registers

Address	Acronym	Register Name	Section
0h + formula	DEVICE_ID_y	Device Part Number	Go
8h	REV_ID_MAJOR	Major Revision	Go
9h	REV_ID_MINOR	Minor Revision	Go
Ah + formula	SPI_RSVD_x	SPI reserved registers	Go
Fh	Scratch_Pad_SPI	Read and Write Test Register SPI	Go
10h	MODE_CNTRL	Mode configurations	Go
13h	WD_CONFIG_1	Watchdog configuration 1	Go
14h	WD_CONFIG_2	Watchdog configuration 2	Go
15h	WD_INPUT_TRIG	Watchdog input trigger	Go
2Dh	WD_QA_CONFIG	Q and A Watchdog configuration	Go
2Eh	WD_QA_ANSWER	Q and A Watchdog answer	Go
2Fh	WD_QA_QUESTION	Q and A Watchdog question	Go
40h	STATUS	CAN Transceiver Status	Go
50h	INT_GLOBAL	Global Interrupts	Go
51h	INT_1	Interrupts	Go
52h	INT_2	Interrupts	Go
53h	INT_3	Interrupts	Go
54h	INT_CANBUS	CAN Bus fault interrupts	Go
56h	INT_ENABLE_1	Interrupt enable for INT_1	Go
57h	INT_ENABLE_2	Interrupt enable for INT_2	Go
58h	INT_ENABLE_3	Interrupt enable for INT_3	Go
59h	INT_ENABLE_CANBUS	Interrupt enable for INT_CANBUS	Go
5Ah + formula	INT_RSVD_y	Interrupt Reserved Register INT_RSVD0 through INT_RSVD5	Go

Complex bit access types are encoded to fit into small table cells. [Device Access Type Codes](#) shows the codes that are used for access types in this section.

Table 8-16. Device Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
RH	H R	Set or cleared by hardware Read
Write Type		
H	H	Set or cleared by hardware
W	W	Write
W1C	1C W	1 to clear Write
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

8.5.6.1 DEVICE_ID_y Register (Address = 0h + formula) [reset = xxh]

DEVICE_ID_y is shown in [Figure 8-22](#) and described in [Table 8-17](#).

Return to [Summary Table](#).

Device Part Number

Offset = 0h + y; where y = 0h to 7h

Figure 8-22. DEVICE_ID_y Register

7	6	5	4	3	2	1	0
DEVICE_ID							
R-xxh							

Table 8-17. DEVICE_ID_y Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	DEVICE_ID	R	0b	The DEVICE_ID[1:8] registers determine the part number of the device. The reset values and value of each DEVICE_ID register are listed for the corresponding register address Address 00h = 54h = T Address 01h = 43h = C Address 02h = 41h = A Address 03h = 4Eh = N Address 04h = 31h = 1 Address 05h = 31h = 1 Address 06h = 36h = 6 Address 07h = 34h = 4

8.5.6.2 REV_ID_MAJOR Register (Address = 8h) [reset = 00h]

REV_ID_MAJOR is shown in [Figure 8-23](#) and described in [Table 8-18](#).

Return to [Summary Table](#).

Major Revision

Figure 8-23. REV_ID_MAJOR Register

7	6	5	4	3	2	1	0
Major_Revision							
R-00h							

Table 8-18. REV_ID_MAJOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	Major_Revision	R	00h	Major die revision

8.5.6.3 REV_ID_MINOR Register (Address = 9h) [reset = 00h]

REV_ID_MINOR is shown in [Figure 8-24](#) and described in [Table 8-19](#).

Return to [Summary Table](#).

Minor Revision

Figure 8-24. REV_ID_MINOR Register

7	6	5	4	3	2	1	0
Minor_Revision							
R-00h							

Table 8-19. REV_ID_MINOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	Minor_Revision	R	00h	Minor die revision

8.5.6.4 SPI_RSVD_x Register (Address = Ah + formula) [reset = 00h]

SPI_RSVD_x is shown in [Figure 8-25](#) and described in [Table 8-20](#).

Return to [Summary Table](#).

Configuration Reserved Bits Ah to Eh

Offset = Ah + x; where x = 0h to 4h

Figure 8-25. SPI_RSVD_x Register

7	6	5	4	3	2	1	0
SPI_RSVD_x							
R-00h							

Table 8-20. SPI_RSVD_x Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	SPI_RSVD_x	R	00h	SPI reserved registers 0 - 4

8.5.6.5 Scratch_Pad_SPI Register (Address = Fh) [reset = 00h]

Scratch_Pad_SPI is shown in [Figure 8-26](#) and described in [Table 8-21](#).

Return to [Summary Table](#).

Read and Write Test Register SPI

Figure 8-26. Scratch_Pad_SPI Register

7	6	5	4	3	2	1	0
Scratch_Pad							
R/W-00h							

Table 8-21. Scratch_Pad_SPI Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	Scratch_Pad	R/W	00h	Read and Write Test Register SPI

8.5.6.6 MODE_CNTRL Register (Address = 10h) [reset = 04h]

MODE_CNTRL is shown in [Figure 8-27](#) and described in [Table 8-22](#).

Return to [Summary Table](#).

Mode select and feature enable and disable register

Figure 8-27. MODE_CNTRL Register

7	6	5	4	3	2	1	0
RSVD			FD_EN	RSVD	MODE_SEL		
R-000b			R/W-0b	R-0b	R/W-100b		

Table 8-22. MODE_CNTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-5	RSVD	R	000b	Reserved
4	FD_EN	R/W	0b	Fault detection enable 0b = Disabled 1b = Enabled
3	RSVD	R	0b	Reserved

Table 8-22. MODE_CNTRL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2-0	MODE_SEL	R/W	100b	Mode of operation select 001b = Reserved 100b = Standby 101b = Silent 111b = Normal Note NOTE: The current mode will be read back and all other values are reserved

8.5.6.7 WD_CONFIG_1 Register (Address = 13h) [reset = 54h]

WD_CONFIG_1 is shown in [Figure 8-28](#) and described in [Table 8-23](#).

Return to [Summary Table](#).

Watchdog configuration setup 1

Figure 8-28. WD_CONFIG_1 Register

7	6	5	4	3	2	1	0
WD_CONFIG		WD_PRE		WD_ERR_CNT_SET		RSVD	WD_EN
R/W-01b		R/W-01b		R/W-01b		R-0b	R/W-0b

Table 8-23. WD_CONFIG_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	WD_CONFIG	R/W	01b	Watchdog configuration 00b = Autonomous 01b = Timeout 10b = Window 11b = Q&A
5-4	WD_PRE	R/W	01b	Watchdog prescaler 0b = Factor 1 1b = Factor 2 10b = Factor 3 11b = Factor 4
3-2	WD_ERR_CNT_SET	R/W	01b	Sets the watchdog event error counter that upon overflow the watchdog output will trigger 0b = Immediate trigger on each WD event 1b = Triggers on the fifth error event 10b = Triggers on the ninth error event 11b = Triggers on the 15th error event
1	RSVD	R	0b	Reserved
0	WD_EN	R/W	0b	Watchdog enable 0b = Disabled 1b = Enabled

8.5.6.8 WD_CONFIG_2 Register (Address = 14h) [reset = 02h]

WD_CONFIG_2 is shown in [Figure 8-29](#) and described in [Table 8-24](#).

Return to [Summary Table](#).

Watchdog configuration setup 2

Figure 8-29. WD_CONFIG_2 Register

7	6	5	4	3	2	1	0
WD_TIMER			WD_ERR_CNT			RSVD	
R/W-000b			R/H-0001b			R-0b	

Table 8-24. WD_CONFIG_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-5	WD_TIMER	R/W	000b	Sets window or timeout times based upon the WD_PRE setting See WD_TIMER table
4-1	WD_ERR_CNT	R/H	0001b	Watchdog error counter Running count of errors up to 15 errors
0	RSVD	R	0b	Reserved

8.5.6.9 WD_INPUT_TRIG Register (Address = 15h) [reset = 00h]

WD_INPUT_TRIG is shown in [Figure 8-30](#) and described in [Table 8-25](#).

Return to [Summary Table](#).

Writing FFh resets WD timer if accomplished at appropriate time

Figure 8-30. WD_INPUT_TRIG Register

7	6	5	4	3	2	1	0
WD_INPUT							
W1C-00h							

Table 8-25. WD_INPUT_TRIG Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	WD_INPUT	R/W1C	00h	Write FFh to trigger WD

8.5.6.10 WD_QA_CONFIG Register (Address = 2Dh) [reset = 0h]

WD_QA_CONFIG is shown in [Figure 8-31](#) and described in [Table 8-26](#).

Return to [Summary Table](#).

Q&A watchdog configuration bits

Figure 8-31. WD_QA_CONFIG Register

7	6	5	4	3	2	1	0
WD_ANSW_GEN_CFG		WD_Q&A_POLY_CFG		WD_Q&A_POLY_SEED			
R/W-00b		R/W-00b		R/W-0000b			

Note

Upon power up, WD_Q&A_POLY_SEED will read back 0000b, but the actual seed value is 101b. Once written to, the read back value and actual value will be the same.

Table 8-26. WD_QA_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	WD_ANSW_GEN_CFG	R/W	00b	WD answer generation configuration
5-4	WD_Q&A_POLY_CFG	R/W	00b	WD q&a polynomial configuration
3-0	WD_Q&A_POLY_SEED	R/W	0000b	WD q&a polynomial seed value loaded when device is in the RESET state

8.5.6.11 WD_QA_ANSWER Register (Address = 2Eh) [reset = 0h]

WD_QA_ANSWER is shown in [Figure 8-32](#) and described in [Table 8-27](#).

Return to [Summary Table](#).

Q&A watchdog answer bits

Figure 8-32. WD_QA_ANSWER Register

7	6	5	4	3	2	1	0
WD_QA_ANSWER							
R-00h							

Table 8-27. WD_QA_ANSWER Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	WD_QA_ANSWER	R/W	00h	MCU watchdog q&a answer response byte

8.5.6.12 WD_QA_QUESTION Register (Address = 2Fh) [reset = 0h]

WD_QA_QUESTION is shown in [Figure 8-33](#) and described in [Table 8-28](#).

Return to [Summary Table](#).

Q&A watchdog question bits

Figure 8-33. WD_QA_QUESTION Register

7	6	5	4	3	2	1	0
RSVD	QA_ANSW_ERR	WD_ANSW_CNT		WD_QUESTION			
R-0b	W1C-0b	R-00b		R-0000b			

Table 8-28. WD_QA_QUESTION Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RSVD	R	0b	Reserved
6	QA_ANSW_ERR	W1C	0b	Watchdog q&a answer error flag
5-4	WD_ANSW_CNT	R	00b	Current state of received watchdog q&a error counter When WD enabled value will show up as 2'h3
3-0	WD_QUESTION	R	0000b	Current watchdog question value When WD is enabled value will show up as 4'hC

8.5.6.13 STATUS (address = 40h) [reset = 00h]

STATUS is shown in [Table 8-29](#) and described in [Table 8-30](#).

Return to [Summary Table](#).

CAN transceiver status

Table 8-29. STATUS Register

7	6	5	4	3	2	1	0
STATUS_RSVD				CAN_ACTIVE	TSILENCE	RSVD	TXDDOM
R-0000b				R/U-0b	R/U-0b	R-0b	R/U-0b

Table 8-30. STATUS Register Field Description

Bit	Field	Type	Reset	Description
7-4	STATUS_RSVD	R	0000b	Reserved
3	CAN_ACTIVE	R/U	0b	CAN active mode 0b = No 1b = Yes
2	TSILENCE	R/U	0b	CAN bus in t _{SILENCE} 0b = No 1b = Yes
1	RSVD	R	0b	Reserved

Table 8-30. STATUS Register Field Description (continued)

Bit	Field	Type	Reset	Description
0	TXDDOM	R/U	0b	TXD Low is preventing entering CAN Active mode 0b = No 1b = Yes

8.5.6.14 INT_GLOBAL Register (Address = 50h) [reset = 0h]

INT_GLOBAL is shown in [Figure 8-34](#) and described in [Table 8-31](#).

Return to [Summary Table](#).

Logical OR of all to certain interrupts

Figure 8-34. INT_GLOBAL Register

7	6	5	4	3	2	1	0
GLOBALERR	INT_1	INT_2	INT_3	INT_CANBUS	RSVD		
RH-0b	RH-0b	RH-0b	RH-0b	RH-0b	R-0b		

Table 8-31. INT_GLOBAL Register Field Descriptions

Bit	Field	Type	Reset	Description
7	GLOBALERR	RH	0b	Logical OR of all interrupts
6	INT_1	RH	0b	Logical OR of INT_1 register
5	INT_2	RH	0b	Logical OR of INT_2 register
4	INT_3	RH	0b	Logical OR of INT_3 register
3	INT_CANBUS	RH	0b	Logical OR of INT_CANBUS register
2-0	RSVD	R	0b	Reserved

8.5.6.15 INT_1 Register (Address = 51h) [reset = 0h]

INT_1 is shown in [Figure 8-35](#) and described in [Table 8-32](#).

Return to [Summary Table](#).

Interrupts

Figure 8-35. INT_1 Register

7	6	5	4	3	2	1	0
WD	CANINT	LWU	WKERR	RSVD	CANSLNT	RSVD	CANDOM
R/W1C-0b	R/W1C-0b	R/W1C-0b	R/W1C-0b	R-0b	R/W1C-0b	R-0b	R/W1C-0b

Table 8-32. INT_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	WD	R/W1C	0b	Watchdog event interrupt. NOTE: This interrupt bit will be set for every watchdog error event and does not rely upon the Watchdog error counter
6	CANINT	R/W1C	0b	CAN bus wake up interrupt
5	LWU	R/W1C	0b	Local wake up
4	WKERR	R/W1C	0b	Wake error bit is set when the SWE timer has expired
3	RSVD	R	0b	Reserved
2	CANSLNT	R/W1C	0b	CAN silent
1	RSVD	R	0b	Reserved
0	CANDOM	R/W1C	0b	CAN bus stuck dominant

8.5.6.16 INT_2 Register (Address = 52h) [reset = 40h]

INT_2 is shown in [Figure 8-36](#) and described in [Table 8-33](#).

Return to [Summary Table](#).

Interrupts

Figure 8-36. INT_2 Register

7	6	5	4	3	2	1	0
RSVD	PWRON	OVCCOUT	UVSUP	RSVD	UVCCOUT	TSD	TSDW
R-0b	R/W1C-1b	R/W1C-0b	R/W1C-0b	R-0b	R/W1C-0b	R/W1C-0b	R/W1C-0b

Table 8-33. INT_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RSVD	R	0b	Reserved
6	PWRON	R/W1C	1b	Power on
5	OVCCOUT	R/W1C	0b	V _{CCOUT} overvoltage
4	UVSUP	R/W1C	0b	V _{SUP} undervoltage
3	RSVD	R	0b	Reserved
2	UVCCOUT	R/W1C	0b	V _{CCOUT} undervoltage
1	TSD	R/W1C	0b	Thermal Shutdown
0	TSDW	R/W1C	0b	Thermal Shutdown Warning

8.5.6.17 INT_3 Register (Address 53h) [reset = 0h]

INT_3 is shown in [Figure 8-37](#) and described in [Table 8-34](#).

Return to [Summary Table](#).

Figure 8-37. INT_3 Register

7	6	5	4	3	2	1	0
SPIERR	RSVD						
R/W1C-0b	R-00h						

Table 8-34. INT_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	SPIERR	R/W1C	0b	Sets when SPI status bit sets
6-0	RSVD	R	00h	Reserved

8.5.6.18 INT_CANBUS Register (Address = 54h) [reset = 0h]

INT_CANBUS is shown in [Figure 8-38](#) and described in [Table 8-35](#).

Return to [Summary Table](#).

CAN bus faults that include shorts and opens

Figure 8-38. INT_CANBUS Register

7	6	5	4	3	2	1	0
RESERVED		CANHCANL	CANHBAT	CANLGND	CANBUSOPEN	CANBUSGND	CANBUSBAT
R-0b		R/W1C-0b	R/W1C-0b	R/W1C-0b	R/W1C-0b	R/W1C-0b	R/W1C-0b

Table 8-35. INT_CANBUS Register Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0b	Reserved. Reads return 0.
5	CANHCANL	R/W1C	0b	CANH and CANL shorted together

Table 8-35. INT_CANBUS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	CANHBAT	R/W1C	0b	CANH shorted to Vbat
3	CANLGND	R/W1C	0b	CANL shorted to GND
2	CANBUSOPEN	R/W1C	0b	CAN bus open
1	CANBUSGND	R/W1C	0b	CAN bus shorted to GND or CANH shorted to GND
0	CANBUSBAT	R/W1C	0b	CAN bus shorted to Vbat or CANL shorted to Vbat

8.5.6.19 INT_ENABLE_1 Register (Address = 56h) [reset = F3h]

INT_ENABLE_1 is shown in [Figure 8-39](#) and described in [Table 8-36](#).

Return to [Summary Table](#).

Interrupt mask for INT_1

Figure 8-39. INT_ENABLE_1 Register

7	6	5	4	3	2	1	0
WD_ENABLE	CANINT_ENABLE	LWU_ENABLE	WKERR_ENABLE	RSVD	CANSLNT_ENABLE	RSVD	CANDOM_ENABLE
R/W-1b	R/W-1b	R/W-1b	R/W-1b	R-0b	R/W-1b	R-0b	R/W-1b

Table 8-36. INT_ENABLE_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	WD_ENABLE	R/W	1b	Watchdog event interrupt enable
6	CANINT_ENABLE	R/W	1b	CAN bus wake up interrupt enable
5	LWU_ENABLE	R/W	1b	Local wake up enable
4	WKERR_ENABLE	R/W	1b	Wake error enable
3	RSVD	R	0b	Reserved
2	CANSLNT_ENABLE	R/W	1b	CAN silent enable
1	RSVD	R	0b	Reserved
0	CANDOM_ENABLE	R/W	1b	CAN bus stuck dominant enable

8.5.6.20 INT_ENABLE_2 Register (Address = 57h) [reset = 3Fh]

INT_ENABLE_2 is shown in [Figure 8-40](#) and described in [Table 8-37](#).

Return to [Summary Table](#).

Interrupt mask for INT_2

Figure 8-40. INT_ENABLE_2 Register

7	6	5	4	3	2	1	0
RSVD		OVCC_ENABLE	UVSUP_ENABLE	RSVD	UVCC_ENABLE	TSD_ENABLE	TSDW_ENABLE
R-0b		R/W-1b	R/W-1b	R-0b	R/W-1b	R/W-1b	R/W-1b

Table 8-37. INT_ENABLE_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	RSVD	R	0b	Reserved
5	OVCC_ENABLE	R/W	1b	V _{CC} over voltage enable
4	UVSUP_ENABLE	R/W	1b	V _{SUP} undervoltage enable
3	RSVD	R	0b	Reserved
2	UVCC_ENABLE	R/W	1b	V _{CC} undervoltage enable
1	TSD_ENABLE	R/W	1b	Thermal shutdown enable

Table 8-37. INT_ENABLE_2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	TSDW_ENABLE	R/W	1b	Thermal shutdown warning enable

8.5.6.21 INT_ENABLE_3 Register (Address = 58h) [reset = 80h]

INT_ENABLE_3 is shown in [Figure 8-41](#) and described in [Table 8-38](#).

Return to [Summary Table](#).

Interrupt mask for INT_3

Figure 8-41. INT_ENABLE_3 Register

7	6	5	4	3	2	1	0
SPIERR_ENABLE	RSVD						
R/W-1b	R-00h						

Table 8-38. INT_ENABLE_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	SPIERR_ENABLE	R/W	1b	SPI error interrupt enable
6-0	RSVD	R	00h	Reserved

8.5.6.22 INT_ENABLE_CANBUS Register (Address = 59h) [reset = 7Fh]

INT_ENABLE_CANBUS is shown in [Figure 8-42](#) and described in [Table 8-39](#).

Return to [Summary Table](#).

Interrupt mask for INT_CANBUS

Figure 8-42. INT_ENABLE_CANBUS Register

7	6	5	4	3	2	1	0
RESERVED		CANHCANL_ENABLE	CANHBAT_ENABLE	CANLGND_ENABLE	CANBUSOPEN_ENABLE	CANBUSGND_ENABLE	CANBUSBAT_ENABLE
R-0b		R/W-1b	R/W-1b	R/W-1b	R/W-1b	R/W-1b	R/W-1b

Table 8-39. INT_ENABLE_CANBUS Register Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0b	Reserved
5	CANHCANL_ENABLE	R/W	1b	CANH and CANL shorted together enable
4	CANHBAT_ENABLE	R/W	1b	CANH shorted to Vbat enable
3	CANLGND_ENABLE	R/W	1b	CANL shorted to GND enable
2	CANBUSOPEN_ENABLE	R/W	1b	CAN bus open enable
1	CANBUSGND_ENABLE	R/W	1b	CAN bus shorted to GND enable
0	CANBUSBAT_ENABLE	R/W	1b	CAN bus shorted to Vbat enable

8.5.6.23 INT_RSVD_y Register (Address = 5Ah + formula) [reset = 00h]

INT_RSVD_y is shown in [Figure 8-43](#) and described in [Table 8-40](#).

Return to [Summary Table](#).

Register address 5Ah through 5Fh

Offset = 5Ah + (y * 1h); where y = 0h to 7h

Figure 8-43. INT_RSVD_y Register

7	6	5	4	3	2	1	0
RESERVED							
R-00h							

Table 8-40. INT_RSVD_y Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	RESERVED	R	00h	Reserved

9 Application Information Disclaimer

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

9.2 Typical Application




Figure 9-1. Typical Application

9.2.1 Design Requirements

9.2.1.1 Bus Loading, Length and Number of Nodes

A typical CAN application may have a maximum bus length of 40 meters and maximum stub length of 0.3m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A high number of nodes requires a transceiver with high input impedance such as the TCAN1164-Q1

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2 standard. They made system level trade off decisions for data rate, cable length, and parasitic loading of the bus. Examples of these CAN systems level specifications are ARINC 825, CANopen, DeviceNet, SAE J2284, SAE J1939, and NMEA 2000.

A CAN network system design is a series of tradeoffs. In the ISO 11898-2:2016 specification, the driver differential output is specified with a bus load that can range from 50Ω to 65Ω where the differential output must be greater than 1.5V. The TCAN1164-Q1 is specified to meet the 1.5V requirement down to 50Ω and is specified to meet 1.4V differential output at 45Ω bus load. The differential input resistance of the TCAN1164-Q1 is a minimum of 4kΩ. If 100 TCAN1164-Q1 devices are in parallel on a bus, this is equivalent to a 400Ω

differential load in parallel with the nominal 60Ω bus termination which gives a total bus load of approximately 52Ω. Therefore, the TCAN1164-Q1 theoretically supports over 100 devices on a single bus segment. However, for CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes is often lower. Bus length may also be extended beyond 40 meters by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

The flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898-2 CAN standard. However, when using the flexibility, the CAN network system designer must take the responsibility of good network design for a robust network operation.

9.2.2 Detailed Design Procedures

9.2.2.1 CAN Termination

Termination may be a single 120Ω resistor at the end of the bus on either the cable or in a terminating node. If filtering and stabilization of the common mode voltage of the bus is desired, then split termination may be used, see [Figure 9-2](#). Split termination improves the electromagnetic emissions behavior of the network by filtering higher-frequency common-mode noise that may be present on the differential signal lines.




Figure 9-2. CAN Bus Termination Concepts

9.3 Application Curves




Figure 9-3. $V_{OD(D)}$ over V_{SUP}

9.4 Power Supply Requirements

The TCAN1164-Q1 is designed to operate from a V_{SUP} input supply voltage range between 5.5V and 28V. Input supplies must be well regulated. A bypass capacitance, typically 100nF, should be placed close to the device V_{SUP} supply pin. This helps to reduce supply voltage ripple present on the outputs of the switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes and traces.

9.5 Layout

9.5.1 Layout Guidelines

Place the protection and filtering circuitry as close to the bus connector to prevent transients, ESD and noise from propagating onto the board. The layout example provides information on components around the device itself. Transient voltage suppression (TVS) device can be added for extra protection. The production solution can be either bi-directional TVS diode or varistor with ratings matching the application requirements. This example also shows optional bus filter capacitors.

Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device. Use supply and ground planes to provide low inductance.

Note

A high-frequency current follows the path of least impedance and not the path of least resistance.

Use at least two vias for supply and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.

- Bypass and bulk capacitors should be placed as close as possible to the supply terminals of transceiver.
- Bus termination: this layout example shows split termination. This is where the termination is split into two resistors with the center or split tap of the termination connected to ground via capacitor. Split termination provides common mode filtering for the bus. When bus termination is placed on the board instead of directly on the bus, additional care must be taken to make sure the terminating node is not removed from the bus, thus removing the termination.

9.5.2 Layout Example




Figure 9-4. TCAN1164 Example Layout

10 Device and Documentation Support

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

Changes from Revision * (December 2021) to Revision A (March 2026)	Page
• Changed SDI to pin 11 and SDO to pin 6 in the <i>Functional Block Diagram</i>	1
• Changed SDI to pin 11 and SDO to pin 6 in TCAN1164-Q1	16
• Added TCAN1164-Q1 Diagram	16
• Changed Fault 1 to Reserved in Table 8-10	31
• Removed the Fault 1 diagrams in Figure 8-8	31
• Changed bit 6 to Reserved in Table 8-11	31

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TCAN1164DMTRQ1	Active	Production	VSON (DMT) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1164
TCAN1164DMTRQ1.A	Active	Production	null (null)	3000 LARGE T&R	-	NIPDAU	Level-2-260C-1 YEAR	See TCAN1164DMTRQ1	1164
TCAN1164TDMTRQ1	Active	Production	VSON (DMT) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1164T
TCAN1164TDMTRQ1.A	Active	Production	null (null)	3000 LARGE T&R	-	NIPDAU	Level-2-260C-1 YEAR	See TCAN1164TDMTRQ1	1164T

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCAN1164DMTRQ1	VSON	DMT	14	3000	330.0	12.4	3.3	4.8	1.2	8.0	12.0	Q1
TCAN1164TDMTRQ1	VSON	DMT	14	3000	330.0	12.4	3.3	4.8	1.2	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCAN1164DMTRQ1	VSON	DMT	14	3000	367.0	367.0	35.0
TCAN1164TDMTRQ1	VSON	DMT	14	3000	367.0	367.0	35.0

GENERIC PACKAGE VIEW


DMT 14

VSON - 0.9 mm max height

3 x 4.5, 0.65 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4225088/A

EXAMPLE BOARD LAYOUT


DMT0014B

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4225087/C 06/2026


NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

DMT0014B

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 15
77.4% PRINTED SOLDER COVERAGE BY AREA
SCALE:20X

4225087/C 06/2026

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025