
SLVS328 - OCTOBER 2000

- **Excellent Dynamic Range**
- Wide Bandwidth
- **Built-In Temperature Compensation**
- Log Linearity (30-dB Sections) . . . 1 dB Typ
- Wide Input Voltage Range

description

This amplifier circuit contains four 30-dB logarithmic stages. Gain in each stage is such that the output of each stage is proportional to the logarithm of the input voltage over the 30-dB input voltage range. Each half of the circuit contains two of these 30-dB stages summed together in one



N PACKAGE

NC — No internal connection

differential output that is proportional to the sum of the logarithms of the input voltages of the two stages. The four stages may be interconnected to obtain a theoretical input voltage range of 120-dB. In practice, this permits the input voltage range typically to be greater than 80-dB with log linearity of \pm 0.5-dB (see application data). Bandwidth is from dc to 40 MHz.

This circuit is useful in data compression and analog compensation. This logarithmic amplifier is used in log IF circuitry as well as video and log amplifiers.


The TL441 is characterized for operation over 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




functional logic diagram (one half)



 $Y \propto log~A1 + log~A2; Z \propto log~B1 + log~B2$ where: A1, A2, B1, and B2 are in dBV, 0 dBV = 1 V. $C_{A2}, C_{A2'}, C_{B2}$, and $C_{B2'}$ are detector compensation inputs.

schematic





SLVS328 - OCTOBER 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltages (see Note 1): V _{CC+}	8 V
V _{CC}	
Input voltage (see Note 1)	6 V
Output sink current (any one output)	30 mA
Package thermal impedance, θ _{JA} (see Notes 2 and 3)	67°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	
Storage temperature range, T _{stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages, except differential out voltages, are with respect to network ground terminal.
 - 2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions


	MIN	MAX	UNIT
Peak-to-peak input voltage for each 30-dB stage	0.01	1	V
Operating free-air temperature, T _A	0	70	°C

electrical characteristics, $V_{CC\pm}$ = ± 6 V, T_A = $25^{\circ}C$

PARAMETER	TEST FIGURE	MIN	TYP	MAX	UNIT
Differential output offset voltage	1		±40		mV
Quiescent output voltage	2	5.45	5.6	5.85	V
DC scale factor (differential output), each 3-dB stage, - 35 dBV to - 5 dBV	3	6	8	12	mV/dB
AC scale factor (differential output)			8		mV/dB
DC error at – 20 dBV (midpoint of – 35 dBV to – 5 dBV range)	3		1		dB
Input impedance			500		Ω
Output impedance			200		Ω
Rise time, 10% to 90% points, $C_L = 24 \text{ pF}$	4		20	30	ns
Supply current from V _{CC+}	2	14.5	18.5	23	mA
Supply current from V _{CC} _	2	-6	- 8.5	- 10.5	mA
Power dissipation	2	123	162	201	mW



PARAMETER MEASUREMENT INFORMATION



PARAMETER MEASUREMENT INFORMATION





Figure 3



NOTES: A. The input pulse has the following characteristics: t_W = 200 ns, $t_f \le 2$ ns, $t_f \le 2$ ns, $PRR \le 10$ MHz.

- B. Capacitor C_I consists of three capacitors in parallel: 1 μ F, 0.1 μ F, and 0.01 μ F.
- C. C_L includes probe and jig capacitance.

Figure 4

TYPICAL CHARACTERISTICS[†]

DIFFERENTIAL OUTPUT OFFSET VOLTAGE FREE-AIR TEMPERATURE 60 Differential Output Offset Voltage - mV 50 40 30 20 10 $V_{CC\pm} = \pm 6 V$ See Figure 1 -75 - 50 - 2525 50 100 125 0 75 $T_{\mbox{\sc A}}$ – Free-Air Temperature – $^{\circ}\mbox{\sc C}$

Figure 5




Figure 7





Figure 6



[†] Data at high and low temperatures are applicable only within the recommended operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS

OUTPUT RISE TIME vs LOAD CAPACITANCE




Figure 9

Although designed for high-performance applications such as infrared detection, this device has a wide range of applications in data compression and analog computation.

basic logarithmic function

The basic logarithmic response is derived from the exponential current-voltage relationship of collector current and base-emitter voltage. This relationship is given in the equation:

where:

I_C = collector current

 I_{CES} = collector current at V_{BE} = 0

m = q/kT (in V - 1)

V_{BE} = base-emitter voltage

The differential input amplifier allows dual-polarity inputs, is self-compensating for temperature variations, and is relatively insensitive to common-mode noise.

functional block diagram




Figure 10

logarithmic sections

As can be seen from the schematic, there are eight differential pairs. Each pair is a 15-dB log subsection, and each input feeds two pairs, for a range of 30-dB per stage.

Four compensation points are available to allow slight variations in the gain (slope) of the two individual 15-dB stages of input A2 and B2. By slightly changing the voltage on any of the compensation pins from their quiescent values, the gain of that particular 15-dB stage can be adjusted to match the other 15-dB stage in the pair. The compensation pins also can be used to match the transfer characteristics of input A2 to A1 or B2 to B1.

The log stages in each half of the circuit are summed by directly connecting their collectors together and summing through a common-base output stage. The two sets of output collectors are used to give two log outputs, Y and \overline{Y} (or Z and \overline{Z}), which are equal in amplitude, but opposite in polarity. This increases the versatility of the device.

By proper choice of external connections, linear amplification, and linear attenuation, and many different applications requiring logarithmic signal processing are possible

input levels

The recommended input voltage range of any one stage is given as 0.01 V to 1 V. Input levels in excess of 1 V may result in a distorted output. When several log sections are summed together, the distorted area of one section overlaps with the next section and the resulting distortion is insignificant. However, there is a limit to the amount of overdrive that can be applied. As the input drive reaches ± 3.5 V, saturation occurs, clamping the collector-summing line and severely distorting the output. Therefore, the signal to any input must be limited to approximately ± 3 V to ensure a clean output.




output levels

Differential-output-voltage levels are low, generally less than 0.6 V. As demonstrated in Figure 12, the output swing and the slope of the output response can be adjusted by varying the gain by means of the slope control. The coordinate origin also can be adjusted by positioning the offset of the output buffer.

circuits

Figures 12 through 19 show typical circuits using this logarithmic amplifier. Operational amplifiers not otherwise designated are TLC271. For operation at higher frequencies, the TL592 is recommended instead of the TLC271.






Figure 12. Output Slope and Origin Adjustment





Figure 13. Utilization of Separate Stages

TRANSFER CHARACTERISTICS WITH BOTH SIDES PARALLELED








Figure 14. Utilization of Paralleled Inputs

TRANSFER CHARACTERISTICS






NOTES: A. Inputs are limited by reducing the supply voltages for the input amplifiers to ± 4 V.

B. The gains of the input amplifiers are adjusted to achieve smooth transitions.

Figure 15. Logarithmic Amplifier With Input Voltage Range Greater Than 80 dB



NOTES: A. Connections shown are for multiplication. For division, Z and \overline{Z} connections are reversed.


B. Output W may need to be amplified to give actual product or quotient of A and B.

C. R designates resistors of equal value, typically 2 k Ω to 10 k Ω .

Multiplication: $W = A \cdot B \Rightarrow \log W = \log A + \log B$, or $W = a(\log_a A + \log_a B)$

Division: $W = A/B \Rightarrow log W = log A - log B$, or $W = a(log_a A + log_a B)$


Figure 16. Multiplication or Division



NOTE: R designates resistors of equal value, typically 2 $k\Omega$ to 10 $k\Omega$. The power to which the input variable is raised is fixed by setting nR. Output W may need to be amplified to give the correct value.

Exponential: $W = A^n \Rightarrow log W = n log A$, or $W = a^{(n log_a A)}$

Figure 17. Raising a Variable to a Fixed Power



NOTE: Adjust the slope to correspond to the base "a". Exponential to any base: W = a.

Figure 18. Raising a Fixed Number to a Variable Power




Figure 19. Dual-Channel RF Logarithmic Amplifier With 50-dB Input Range Per Channel at 10 MHz

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TL441CN	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	TL441CN
TL441CN.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	TL441CN
TL441CNSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL441
TL441CNSR.A	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL441

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TL441:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

● Enhanced Product : TL441-EP

NOTE: Qualified Version Definitions:


• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	` '	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL441CNSR	SOP	NS	16	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL441CNSR	SOP	NS	16	2000	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TL441CN	N	PDIP	16	25	506	13.97	11230	4.32
TL441CN.A	N	PDIP	16	25	506	13.97	11230	4.32

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025